The most recent version of this page is a draft.DiffThis version (26 Oct 2021 12:22) was approved by Adrian Costina.The Previously approved version (27 May 2021 16:03) is available.Diff

This is an old revision of the document!

ADC JESD204B/C Transport Peripheral

The ADC JESD204B/C Transport Peripheral implements the transport level handling of a JESD204B/C transmitter device. It is compatible with a wide range of Analog Devices high-speed analog-to-digital converters.

The core handles the JESD204B/C de-framing of the payload data.

The peripheral can be configured at runtime through a AXI4-Lite memory mapped register map.


  • ADI high-speed ADC compatible JESD204B/C data de-framing
  • Test-pattern checker
  • Per-channel data formatting (sign-extension, two's complement to offset binary)
  • Runtime re-configurability through memory-mapped register interface (AXI4-Lite)


Block Diagram

AD-IP-JESD204-TRANSPORT-ADC block diagram

Synthesis Configuration Parameters

Name Description Default
ID Instance identification number. 0
NUM_LANES Number of lanes supported by the peripheral.
Equivalent to JESD204 L parameter.
NUM_CHANNELS Number of converters supported by the peripheral.
Equivalent to JESD204 M parameter.
SAMPLES_PER_FRAME Number of samples per frame.
Equivalent to JESD204 S parameter.
CONVERTER_RESOLUTION Resolution of the converter.
Equivalent to JESD204 N parameter.
BITS_PER_SAMPLE Number of bits per sample.
Equivalent to JESD204 NP parameter.
OCTETS_PER_BEAT Number of bytes per beat for each link. 4

Signal and Interface Pins

Name Type Description
s_axi_aclk Clock All S_AXI signals are synchronous to this clock.
s_axi_aresetn Synchronous active low reset Resets the internal state of the peripheral.
S_AXI AXI4-Lite bus slave Memory mapped AXI-lite bus that provides access to modules register map.
Link layer interface
link_clk Clock Device clock for the JESD204B interface. Must be line clock / 40 for correct 204B operation. Must be line clock / 66 for correct 64b66b 204C operation.
LINK_DATA AXI4-Streaming interface slave JESD204 link data interface.
Application layer interface
enable Output Channel enable indicator.
adc_valid Output Qualifier signal for each channel. Always '1'.
adc_data Output Raw application layer data, every channel concatenated.
adc_dovf Input Application layer overflow.

The S_AXI interface is synchronous to the s_axi_aclk clock. All other signals and interfaces are synchronous to the device_clk clock.

Register Map

Base (common to all cores)

Click to expand regmap

ADC Common (axi_ad*)

Click to expand regmap

JESD TPL (up_tpl_common)

Click to expand regmap

ADC Channel (axi_ad*)

Click to expand regmap

Theory of Operation

Interfaces and Signals

Configuration Interface

The peripheral features a register map configuration interface that can be accessed through the AXI4-Lite S_AXI port. The register map can be used to configure the peripherals operational parameters, query the current status of the device and query the features supported by the device.

The link layer interface description can be found in the User Data Interface section of the JESD204B/C Link Receive Peripheral IP.

Application layer interface

The application layer is connected to the deframer block output. The deframer module creates sample data from the lane mapped and formatted JESD204 link data based on the specified deframer configuration.

The data in the application layer interface adc_data has the following layout:

   MSB                                                                  LSB 
  [ MmSn, ..., MmS1, MnS0, ..., M1Sn, ... M1S1, M1S0, M0Sn, ... M0S1, M0S0 ] 

Where MjSi refers to the i-th sample of the j-th converter. With m being the number of converters and n the number of samples per converter per beat.

The core asserts the enable signal for each channel that is enabled by the software.

Clock Monitor

The REG_STATUS (0x054) register CLK_FREQ field allows to determine the clock rate of the device clock (link_clk) relative to the AXI interface clock (s_axi_aclk). This can be used to verify that the device clock is running at the expected rate.

The number is represented as unsigned 16.16 format. Assuming a 100MHz processor clock this corresponds to a resolution of 1.523kHz per LSB. A raw value of 0 indicates that the link clock is currently not active.

Data Formatter

The component is configured by the REG_CHAN_CNTRL register FORMAT_SIGNEXT,FORMAT_TYPE,FORMAT_ENABLE fields. The block introduces one clock cycle latency.

PRBS Check

The block can monitor and compare the incoming deframed raw data against PN9 or PN23 patterns selected by the ADC_PN_SEL field of REG_CHAN_CNTRL_3 register.

0 PN9
others PN23

For each channel mismatches are reported in PN_ERR and PN_OOS fields of the REG_CHAN_STATUS register.

External synchronization

An external synchronization signal adc_sync_in can be used to trigger data movement from the link layer to user application layer.

The external synchronization signal should be synchronous with the adc clock. Synchronization will be done on the rising edge of the signal.

The self clearing SYNC control bit from the REG_CNTRL (0x44) register will arm the trigger logic to wait for the external sync signal. The ADC_SYNC status bit from REG_SYNC_STATUS (0x68) register will show that the synchronization is armed but the synchronization signal has not yet been received.

Once the sync signal is received the data will start to flow and the ADC_SYNC status bit will reflect that with a deassertion.

While the synchronization mechanism is armed, the adc_rst output signal is set so downstream logic can be cleared in order to have a fresh start once the trigger is received.

Software Support

To ensure correct operation it is highly recommended to use the Analog Devices provided JESD204B/C software packages for interfacing the peripheral. Analog Devices is not able to provide support in case issues arise from using custom low-level software for interfacing the peripheral.


Reduced number of octets-per-frame (F) settings. The following values are supported by the peripheral: 1, 2, 4

  • Starting from this commit this restriction no longer applies

Supported Devices

JESD204B Analog-to-Digital Converters

  • AD6673: 80 MHz Bandwidth, Dual IF Receiver
  • AD6674: 385 MHz BW IF Diversity Receiver
  • AD6676: Wideband IF Receiver Subsystem
  • AD6677: 80 MHz Bandwidth, IF Receiver
  • AD6684: 135 MHz Quad IF Receiver
  • AD6688: RF Diversity and 1.2GHz BW Observation Receiver
  • AD9208: 14-Bit, 3GSPS, JESD204B, Dual Analog-to-Digital Converter
  • AD9234: 12-Bit, 1 GSPS/500 MSPS JESD204B, Dual Analog-to-Digital Converter
  • AD9250: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter
  • AD9625: 12-Bit, 2.6 GSPS/2.5 GSPS/2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converter
  • AD9656: Quad, 16-Bit, 125 MSPS JESD204B 1.8 V Analog-to-Digital Converter
  • AD9680: 14-Bit, 1.25 GSPS/1 GSPS/820 MSPS/500 MSPS JESD204B, Dual Analog-to-Digital Converter
  • AD9683: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
  • AD9690: 14-Bit, 500 MSPS / 1 GSPS JESD204B, Analog-to-Digital Converter
  • AD9691: 14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter
  • AD9694: 14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter
  • AD9083: 16-Channel, 125 MHz Bandwidth, JESD204B Analog-to-Digital Converter

JESD204B RF Transceivers

  • AD9371: SDR Integrated, Dual RF Transceiver with Observation Path
  • AD9375: SDR Integrated, Dual RF Transceiver with Observation Path and DPD
  • ADRV9009: SDR Integrated, Dual RF Transceiver with Observation Path
  • ADRV9008-1: SDR Integrated, Dual RF Receiver
  • ADRV9008-2: SDR Integrated, Dual RF Transmitter with Observation Path

JESD204B/C Mixed-Signal Front Ends

  • AD9081: MxFE™ Quad, 16-Bit, 12GSPS RFDAC and Quad, 12-Bit, 4GSPS RFADC
  • AD9082: MxFE™ QUAD, 16-Bit, 12GSPS RFDAC and DUAL, 12-Bit, 6GSPS RFADC

More Information

Technical Support

Analog Devices will provide limited online support for anyone using the core with Analog Devices components (ADC, DAC, Video, Audio, etc) via the EngineerZone.

/srv/ · Last modified: 06 Jun 2022 14:24 by Paul Pop