Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Next revisionBoth sides next revision
resources:fpga:xilinx:interposer:ad9789 [19 Jun 2012 21:53] – updated rejeesh kuttyresources:fpga:xilinx:interposer:ad9789 [12 Jun 2017 15:01] – Lars-Peter Clausen
Line 5: Line 5:
 The [[adi>AD9789]] is a flexible four channel QAM encoder, interpolator and upconverter combined with a high performance, 2.4GSPS, 14-bit, RF digital-to-analog converter (DAC). This reference design includes DDS generators that drives all channels of the device. The programming is done via the USB-SPI interface. The [[adi>AD9789]] is a flexible four channel QAM encoder, interpolator and upconverter combined with a high performance, 2.4GSPS, 14-bit, RF digital-to-analog converter (DAC). This reference design includes DDS generators that drives all channels of the device. The programming is done via the USB-SPI interface.
  
-**HW Platform(s):** [[http://www.xilinx.com/ml605|Virtex-6 ML605 (Xilinx)]] and [[http://www.analog.com/en/content/eb_ad9789_evaluation_board/fca.html|AD9789 Evaluation Board (ADI)]], [[http://www.analog.com/en/digital-to-analog-converters/da-converters/ad-dac-fmc/products/product.html|DAC FMC Interposer Board (ADI)]] \\ +===== Supported Devices ===== 
-**System:** Microblaze, AXI, UART+ 
 +  * [[http://www.analog.com/en/digital-to-analog-converters/high-speed-da-converters/ad9789/products/EVAL-AD9789/eb.html|AD9789 Evaluation Board]] 
 +  * [[http://www.analog.com/en/digital-to-analog-converters/da-converters/ad-dac-fmc/products/product.html|DAC FMC Interposer Board]] 
 + 
 +===== Supported Carriers ===== 
 + 
 +  * [[xilinx> ML605]]  
 + 
  
 ===== Quick Start Guide ===== ===== Quick Start Guide =====
Line 58: Line 66:
 ==== QAM Mapper Mode ==== ==== QAM Mapper Mode ====
  
-The interface is minimally tested. The functionality is not tested! 
  
 ==== SRRC Filter Mode ==== ==== SRRC Filter Mode ====
  
-The interface is minimally tested. The functionality is not tested! 
  
 ==== Interpolation Filter Mode ==== ==== Interpolation Filter Mode ====
Line 69: Line 75:
  
   * Click on "Run Continously" button.   * Click on "Run Continously" button.
-  * Interface Control: Set DCO_INV to On position.+  * Interface Control: Set DCO_INV to OFF position (change it to ON if the spectrum has unwanted spurs).
   * Interface Control: Set I/F_MODE to Channelizer mode.   * Interface Control: Set I/F_MODE to Channelizer mode.
   * Interface Control: Set CHANPRI to ON position (enabled).   * Interface Control: Set CHANPRI to ON position (enabled).
Line 104: Line 110:
  
   * Click on "Run Continously" button.   * Click on "Run Continously" button.
-  * Interface Control: Set DCO_INV to On position.+  * Interface Control: Set DCO_INV to OFF position (change it to ON if the spectrum has unwanted spurs).
   * Interface Control: Set I/F_MODE to QDUC mode.   * Interface Control: Set I/F_MODE to QDUC mode.
   * Interface Control: Set CHANPRI to ON position (enabled).   * Interface Control: Set CHANPRI to ON position (enabled).
Line 146: Line 152:
 ===== Downloads ===== ===== Downloads =====
  
-{{:resources:fpga:xilinx:interposer:cf_ad9789_ebz.tar.gz|ML605 Reference Design Source Code}}\\+FPGA Referece Designs: 
 +<WRAP round download 80%> 
 +  * **ML605 (source files) ** {{:resources:fpga:xilinx:interposer:cf_ad9789_ebz_edk_14_4_2013_03_25.tar.gz}} 
 +  * **ML605 (bit/sw files) ** {{:resources:fpga:xilinx:interposer:cf_ad9789_ebz_sw_14_4_2013_03_25.tar.gz}} 
 +</WRAP>
  
 +Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[http://wiki.analog.com/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.
  
-===== Notes =====+<WRAP round help 80%> 
 +  * Questions? [[http://ez.analog.com/post!input.jspa?containerType=14&container=2061|Ask Help & Support]]. 
 +</WRAP>
  
-The following two files are removed from the tar file. 
  
-  * pcores/axi_ad9789_v1_00_a/netlist/cf_ddsx_1.ngc 
-  * pcores/axi_ad9789_v1_00_a/hdl/verilog/cf_ddsx_1.v 
  
-To use the reference design as it is, re-generate the Xilinx DDS core for a single sine output (16bit) in full range mode. 
  
 ===== Tar file contents ===== ===== Tar file contents =====
Line 173: Line 182:
 ===== More information ===== ===== More information =====
  
-  * [[http://www.vita.com/fmc.html|VITA's FMC info]]+  * [[http://www.vita.com/fmc|VITA's FMC info]]
   * [[ez>community/fpga|Ask questions about the FPGA reference design]]   * [[ez>community/fpga|Ask questions about the FPGA reference design]]
  
  
  
resources/fpga/xilinx/interposer/ad9789.txt · Last modified: 28 Jan 2021 19:14 by Robin Getz

Page Tools