This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
resources:fpga:xilinx:interposer:ad9116 [16 Nov 2012 16:54] – [Introduction] fix dead links Lars-Peter Clausen | resources:fpga:xilinx:interposer:ad9116 [03 Jan 2013 20:42] – external edit | ||
---|---|---|---|
Line 47: | Line 47: | ||
==== Running Demo (SDK) Program ==== | ==== Running Demo (SDK) Program ==== | ||
- | <note tip>If you are not familiar with ML605 and/or Xilix tools, please visit\\ [[http:// | + | <WRAP tip>If you are not familiar with ML605 and/or Xilix tools, please visit\\ [[http:// |
- | </note> | + | </WRAP> |
Extract the project from the archive file (AD911x.zip) to the location you desire. | Extract the project from the archive file (AD911x.zip) to the location you desire. | ||
Line 133: | Line 133: | ||
- **Section 13** User must press the button in order for the AD9512 related modifications to take place | - **Section 13** User must press the button in order for the AD9512 related modifications to take place | ||
- | <note important> | + | <WRAP important> |
* If you drag a slider and it doesn' | * If you drag a slider and it doesn' | ||
* If you receive (Pc Port Open) at the bottom of the screen, please press Stop, close your COM port, reprogram the FPGA, launch the software and try again. | * If you receive (Pc Port Open) at the bottom of the screen, please press Stop, close your COM port, reprogram the FPGA, launch the software and try again. | ||
* In **Section 10** please select DIVSEL so that (DCLKIO / 2^n) is between 0.5 MHz and 4 MHz for optimal Calibration results | * In **Section 10** please select DIVSEL so that (DCLKIO / 2^n) is between 0.5 MHz and 4 MHz for optimal Calibration results | ||
- | </note> | + | </WRAP> |
===== Downloads ===== | ===== Downloads ===== | ||
{{: | {{: | ||