Wiki

no way to compare when less than two revisions

Differences

This shows you the differences between two versions of the page.


Previous revision
Next revision
resources:fpga:xilinx:interposer:ad5541a [06 Sep 2013 15:50] – added link to EDK KC705 reference project on Github Lucian Sin
Line 1: Line 1:
 +====== AD5541A FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design ======
  
 +
 +===== Supported Devices =====
 +
 +  * [[adi>AD5541A]]
 +
 +===== Evaluation Boards =====
 +
 +  * [[adi>EVAL-AD5541ASDZ]]
 +
 +====== Overview ======
 +
 +This document presents the steps to setup an environment for using the **[[adi>AD5541A|EVAL-AD5541ASDZ]]** evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD5541ASDZ Evaluation Board with the Xilinx KC705 board.
 +
 +{{ :resources:fpga:xilinx:interposer:img_ad5541A.jpg }}
 +
 +{{page>common_sdp}}
 +
 +Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD5541ASDZ** Evaluation Board.
 +
 +{{ :resources:fpga:altera:bemicro:ad5541A_sdp1z.png?400 }}
 +
 +The [[adi>AD5541A]] is a single, 16-bit, serial input, unbuffered voltage output digital-to-analog converter (DAC) that operates from a single 2.7 V to 5.5 V supply. The DAC output range extends from 0 V to VREF and is guaranteed monotonic, providing ±1 LSB INL accuracy at 16 bits without adjustment over the full specified temperature range of -40°C to +125°C. Offering unbuffered outputs, the AD5541A achieves a 1 µs settling time with low power consumption and low offset errors. Providing low noise performance of 11.8 nV/vHz and low glitch, the AD5541A is suitable for deployment across multiple end systems. The AD5541A uses a versatile 3-wire interface that is compatible with 50 MHz SPI, QSPI™, MICROWIRE™, and DSP interface standards.
 +
 +The **EVAL-AD5541ASDZ** evaluation board is designed to help customers quickly prototype new AD5541A circuits and reduce design time.
 +
 +===== More information =====
 +  * [[adi>AD5541A|AD5541A Product Info]] - pricing, samples, datasheet
 +  * {{resources:fpga:altera:bemicro:ad5541a_ug.pdf|EVAL-AD5541ASDZ evaluation board user guide}}
 +  * [[http://www.xilinx.com/products/boards-and-kits/EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]
 +
 +====== Getting Started ======
 +
 +The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the reference project.
 +
 +===== Required Hardware =====
 +
 +  * [[http://www.xilinx.com/products/boards-and-kits/EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]
 +  * FMC-SDP adapter board
 +  * **EVAL-AD5541ASDZ** evaluation board
 +
 +===== Required Software =====
 +
 +  * Xilinx ISE 14.6.
 +  * UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
 +  * The EVAL-AD5541A reference project for Xilinx KC705 FPGA.
 +
 +===== Downloads =====
 +<WRAP round download 80%>
 +\\
 +  * {{:resources:fpga:xilinx:interposer:cf_ad5541a_kc705.zip|Reference Design Files}}
 +  * **AD5541A Driver:** https://github.com/analogdevicesinc/no-OS/tree/master/device_drivers/AD5541A
 +  * **AD5541A Commands:** https://github.com/analogdevicesinc/no-OS/tree/master/device_commands/AD5541A
 +  * **Xilinx Boards Common Drivers:** https://github.com/analogdevicesinc/no-OS/tree/master/platform_drivers/Xilinx/SDP_Common
 +  * **EDK KC705 Reference project:** https://github.com/analogdevicesinc/fpgahdl_xilinx/tree/master/cf_sdp_kc705
 +\\
 +</WRAP>
 +====== Run the Demonstration Project ======
 +
 +===== Hardware setup =====
 +
 +<WRAP round important 80%>
 +\\
 +Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.
 +</WRAP>
 +
 +  * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
 +  * Connect the JTAG and UART cables to the KC705 and power up the FPGA board.
 +
 +===== Quick start evaluation =====
 +For a quick start evaluation, run the **download.bat** script located in the **SDK/SDK_Workspace/bin** folder provided within the Reference Design Files.  This script uses XMD to program the FPGA with the HDL Reference Design and download the Software Reference Design into the DDR.
 +
 +<WRAP round info 80%>
 +\\
 +The **download.bat** script assumes that the Xilinx ISE Design Suite 14.6 is installed at this path: **C:/Xilinx/14.6**. If the installation path on your computer is different, please modify the script accordingly.
 +</WRAP>
 +
 +If programming was successful, you should be seeing the command messages appear on the terminal.
 +===== Reference Project Overview =====
 +The following commands were implemented in this version of EVAL-AD5541A reference project for Xilinx KC705 FPGA board.
 +^ Command ^ Description ^
 +| **help?** | Displays all available commands. |
 +| **voltage=** | Sets the DAC output voltage. Accepted values:\\ 0 .. 2500 - desired output voltage in milivolts. |
 +| **voltage?** |  Displays last written voltage value to the DAC. |
 +| **register=** | Writes to the DAC register. Accepted values:\\ 0 .. 65535 -  the value written to the DAC. |
 +| **register?** | Displays last written value in the DAC register. |
 +
 +Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.
 +
 +The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral.
 +{{ :resources:fpga:xilinx:interposer:Terminal_KC705.jpg? }}
 +
 +===== Software Project Setup =====
 +{{page>import_workspace}}
 +
 +====== More information ======
 +  * [[resources:tools-software:linux-drivers:iio-dac:ad5446|AD5541A IIO DAC Linux Driver]]
 +{{page>ez_common}}
resources/fpga/xilinx/interposer/ad5541a.txt · Last modified: 09 Jan 2021 00:48 by Robin Getz