Differences

This shows you the differences between two versions of the page.

--- resources:eval:user-guides:cn0561:hdl [21 Apr 2022 16:00] – [Overview] sergiu arpadi
+++ resources:eval:user-guides:cn0561:hdl [31 Jul 2023 07:41] (current) – Laurentiu Popa
@@ Line 34: / Line 34: @@
 More information about the framework can be found in the [[:resources/fpga/docs/hdl|ADI Reference Designs HDL User Guide]] wiki page. The reference design uses the [[/resources/fpga/peripherals/spi_engine|SPI Engine Framework]] to interface with the AD4134 ADC.The design only supports the slave mode with both DCLK and ODR generated by the FPGA. The device sends data on the 4 DIN bits.
-{{:resources:fpga:docs:cn0561_hdl_1.svg|spi engine block diagram}}
+{{:resources:fpga:docs:cn0561_hdl_6.svg|spi engine block diagram}}
 In order to build the HDL design the user has to go through the following steps:

Wiki