This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:adrv9009-zu11eg:adrv2crr-fmc_carrier_board [09 Sep 2021 17:23] – [Power Input] Claudia Goga | resources:eval:user-guides:adrv9009-zu11eg:adrv2crr-fmc_carrier_board [25 Sep 2023 16:13] (current) – Brian OLoughlin | ||
---|---|---|---|
Line 28: | Line 28: | ||
---- | ---- | ||
==== FMC Connector ==== | ==== FMC Connector ==== | ||
- | The ADRV2CRR-FMC includes a standard ANSI/VITA 57.1 FMC high-pin count connector. | + | The ADRV2CRR-FMC includes a standard ANSI/VITA 57.1 FMC high-pin count connector |
+ | * 10 serial transceiver lanes FMC_HPC_DPx, | ||
+ | * 34 differential IO pairs FMC_HPC_LAx, | ||
+ | * JTAG, I2C interfaces | ||
+ | |||
+ | |||
+ | FMC HA and HB differential signals are not populated with user-defined digital IOs as specified in the FMC HPC standard. Instead, RF reference clock signals, synchronization signal, and ADRV9009 IOs are connected to these positions to enhance the capability of the P1 connector by providing the possibility: | ||
+ | * to add extra ADRV9009 transceivers to the system, and synchronize these with the RF-SOM. This is accomplished with the [[adi> | ||
+ | * to design custom RF boards that make use of the analog and digital ADRV9009 IOs. | ||
+ | |||
+ | <note important> | ||
+ | |||
---- | ---- | ||
==== IO Expansion Connector ==== | ==== IO Expansion Connector ==== | ||
+ | IO expansion connector P25 is a 2.54mm pitch 2x10mm female connector that gives access to 12 single-ended (6 differential pairs) general purpose IOs, connected to high-performance ZU11EG PL bank 65. The expansion IOs are referenced to 1.8V. If other levels are needed voltage level translators need to be used. | ||
---- | ---- | ||
+ | ==== PMOD Connector ==== | ||
+ | PMOD connector P10, is a 2x6 pin, low-speed host interface, referenced to 3.3V. | ||
+ | <note important> | ||
+ | ---- | ||
+ | |||
==== Interfaces ==== | ==== Interfaces ==== | ||
The following table outlines levels of functionality provided in software for the I/O interfaces on the carrier board. | The following table outlines levels of functionality provided in software for the I/O interfaces on the carrier board. | ||
{{: | {{: | ||
- | ---- | ||
- | ==== Clock Inputs ===== | ||
- | ---- | ||
- | ==== Fan Control ==== | ||
- | ---- | ||
- | ==== Audio ==== | ||
---- | ---- | ||
Line 56: | Line 68: | ||
<WRAP round download> | <WRAP round download> | ||
- | | + | |
- | * {{: | + | * {{ : |
- | * {{: | + | * {{: |
- | * {{: | + | * {{ : |
- | * {{:resources: | + | |
- | * {{: | + | |
- | * {{: | + | |
</ | </ | ||
+ | |||
+ | <WRAP round download> | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | </ | ||
+ | |||
+ | <WRAP round download> | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | </ | ||
+ | |||
+ | <WRAP round download> | ||
+ | * {{: | ||
+ | </ | ||
+ | |||
==== Switches/ | ==== Switches/ | ||
Line 69: | Line 96: | ||
* USB PHY configuration (the only supported configuration) | * USB PHY configuration (the only supported configuration) | ||
{{ : | {{ : | ||
- | * Power good bypass | + | * Power good jumpers (P18, P20) (the only working configuration) |
{{ : | {{ : | ||
[[/ | [[/ |