This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:adin1300-and-adin1200:adin1300-ieee-compliance-test-mode-access [09 Feb 2022 13:32] – Bullet Points and Numbered Lists Added Mark Bolger | resources:eval:user-guides:adin1300-and-adin1200:adin1300-ieee-compliance-test-mode-access [18 Feb 2022 13:18] (current) – Remove Prelim at top Mark Bolger | ||
---|---|---|---|
Line 1: | Line 1: | ||
====== Configuring the ADIN1300 for Ethernet PHY Compliance Test Modes ====== | ====== Configuring the ADIN1300 for Ethernet PHY Compliance Test Modes ====== | ||
- | |||
- | |||
- | <WRAP group> | ||
- | <WRAP half column> | ||
===== Overview ===== | ===== Overview ===== | ||
Line 30: | Line 26: | ||
If using Clause 22 access, write the 16-bit register address into the EXT_REG_PTR register and then read or write the EXT_REG_DATA register. | If using Clause 22 access, write the 16-bit register address into the EXT_REG_PTR register and then read or write the EXT_REG_DATA register. | ||
+ | ---- | ||
===== 1000BASE-T Testing ===== | ===== 1000BASE-T Testing ===== | ||
Line 45: | Line 42: | ||
This address corresponds to the MASTER-SLAVE Control register specified in clause 40.5.1.1 of IEEE Std 802.3. Only Test mode bits are show in table below, refer to datasheet register map for further detail. | This address corresponds to the MASTER-SLAVE Control register specified in clause 40.5.1.1 of IEEE Std 802.3. Only Test mode bits are show in table below, refer to datasheet register map for further detail. | ||
- | ADD TABLE | + | {{ : |
Line 84: | Line 81: | ||
* MII_CONTROL.SFT_PD.Write(0b0) - Register 0x0000 bit 11: Bring PHY out of Software Power Down | * MII_CONTROL.SFT_PD.Write(0b0) - Register 0x0000 bit 11: Bring PHY out of Software Power Down | ||
+ | ---- | ||
- | </ | ||
- | |||
- | <WRAP half column> | ||
===== 100BASE-TX ===== | ===== 100BASE-TX ===== | ||
Line 99: | Line 94: | ||
This register provides the ability to transmit a 100BASE-TX test signal. | This register provides the ability to transmit a 100BASE-TX test signal. | ||
+ | {{ : | ||
To configure the device for 100BASE-TX VOD measurements, | To configure the device for 100BASE-TX VOD measurements, | ||
Line 108: | Line 104: | ||
* MII_CONTROL.SFT_PD.Write(0b0) - Register 0x0000 bit 11: Bring PHY out of Software Power Down | * MII_CONTROL.SFT_PD.Write(0b0) - Register 0x0000 bit 11: Bring PHY out of Software Power Down | ||
+ | ---- | ||
===== 10BASE-TE/ | ===== 10BASE-TE/ | ||
Line 131: | Line 127: | ||
Address: 0xB412, Reset: 0x0000, Name: B_10_TX_TST_MODE | Address: 0xB412, Reset: 0x0000, Name: B_10_TX_TST_MODE | ||
This register provides the ability to transmit a 10BASE-T test signal. | This register provides the ability to transmit a 10BASE-T test signal. | ||
+ | |||
+ | {{ : | ||
To configure the device for 10BASE-T transmit test mode, consisting of 5MHz square wave on desired dimension, issue the following writes over MDIO | To configure the device for 10BASE-T transmit test mode, consisting of 5MHz square wave on desired dimension, issue the following writes over MDIO | ||
Line 166: | Line 164: | ||
+ | ---- | ||
- | </ | ||
- | </ | ||
- | |||
- | |||
- | ---- | ||
- | <WRAP group> | ||
- | <WRAP half column> | ||
===== Testing Using ADI Evaluation GUI ===== | ===== Testing Using ADI Evaluation GUI ===== | ||
Line 179: | Line 171: | ||
The ADI evaluation board uses small MDIO dongle board for USB to MDIO communications and the accompanying GUI provides access to the various Test modes from the “Test Mode” tab. Select the relevant test mode to configure and “Execute Test”. In the “Activity log” the register writes can be observed. | The ADI evaluation board uses small MDIO dongle board for USB to MDIO communications and the accompanying GUI provides access to the various Test modes from the “Test Mode” tab. Select the relevant test mode to configure and “Execute Test”. In the “Activity log” the register writes can be observed. | ||
- | + | {{ : | |
- | </ | + | |
- | </ | + | |
---- | ---- | ||
- | |||
- | |||
- | |||
- | <WRAP group> | ||
- | <WRAP half column> | ||
- | |||
- | |||
- | </ | ||
- | |||
- | <WRAP half column> | ||
- | |||
- | |||
- | |||
- | |||
- | |||
- | |||
- | </ | ||
- | </ | ||
- | |||
- | |||
- | <WRAP group> | ||
- | <WRAP half column> | ||
- | |||
- | |||
- | </ | ||
- | |||
- | <WRAP half column> | ||
- | |||
- | |||
- | |||
- | |||
- | </ | ||
- | </ | ||