This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:ad-fmcomms8-ebz [30 Jan 2023 01:14] – Joyce Velasco | resources:eval:user-guides:ad-fmcomms8-ebz [14 Mar 2023 07:03] (current) – updated the design files download link Joyce Velasco | ||
---|---|---|---|
Line 17: | Line 17: | ||
* Max Rx BW: 200 MHz | * Max Rx BW: 200 MHz | ||
* Max Tunable Tx synthesis BW: 450 MHz | * Max Tunable Tx synthesis BW: 450 MHz | ||
- | * Max Observation Rx BW: 450MHz | + | * Max Observation Rx BW: 450 MHz |
* Fully integrated fractional-N RF synthesizers | * Fully integrated fractional-N RF synthesizers | ||
* Multi-chip phase synchronization for all RF LO and baseband clocks | * Multi-chip phase synchronization for all RF LO and baseband clocks | ||
Line 23: | Line 23: | ||
{{ : | {{ : | ||
* FMC HPC Compatible interface | * FMC HPC Compatible interface | ||
- | * Complies with VITA 57.1 mechanical dimensions 84mm x 69mm(not full compliance with keep out areas) | + | * Complies with VITA 57.1 mechanical dimensions 84mm x 69mm (not full compliance with keep out areas) |
- | + | ||
* Platform development environment support includes Industry standard Linux Industrial I/O (IIO) Applications, | * Platform development environment support includes Industry standard Linux Industrial I/O (IIO) Applications, | ||
* HDL reference designs and drivers to allow zero day development | * HDL reference designs and drivers to allow zero day development | ||
Line 31: | Line 29: | ||
---- | ---- | ||
- | ==== Hardware | + | ==== Schematic, PCB Layout, Bill of Materials |
<WRAP round download 60%> | <WRAP round download 60%> | ||
- | {{ : | + | [[adi> |
- | + | * Schematic | |
- | {{ : | + | |
- | + | * Bill of Materials | |
- | {{ : | + | * Allegro Project |
- | + | ||
- | {{ : | + | |
- | + | ||
- | {{ : | + | |
</ | </ | ||
- | {{ : | ||
- | |||
---- | ---- | ||
===== Getting Started ===== | ===== Getting Started ===== |