This is an old revision of the document!
|AD7401A||5 kV rms, isolated 2nd order Sigma-Delta modulator|
|ADA4084-2||30 V, Low noise, rail-to-rail I/O, low power operational amplifier|
|AD8646||24 MHz rail-to-rail dual op amp|
|AD2S1210||Variable resolution, 10-bit to 16-bit R/D converter with reference oscillator|
|ADuM5000||isoPower® integrated isolated dc-to-dc converter|
|ADP1614||1000 mA, 2.5 MHz buck-boost dc-to-dc converter|
|ADM660||CMOS switched-capacitor voltage converter|
|ADuM7640||Triple channel digital isolator|
|ADG3308||8-channel bidirectional level translator|
|ADG704||CMOS, low voltage 2.5 Ω 4-channel multiplexer|
|ADG759||CMOS low voltage, 3 ohms 4-channel multiplexer|
|High Speed Communication|
|88E1512||Marvell Integrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver|
|DS1||FMC 3.3V Power Good|
|DS2||Vadj Power Good|
|DS3||5V Power Good|
|DS7||12V Power Good|
The reconstruction of the data provided by the AD7401 modulator can be done using a SINC3 filter. A filter model and HDL implementation are provided in the AD7401 datasheet. Typical filter output characteristics:
The output code resolution and sampling rate can be controlled by changing the filter’s model and decimation. Polyphase interpolation filters are utilized to increase the sampling rate of the system.
Single digital interface for multiple position sensors
3 digital signals between HW and the FPGA
Sensor selection is done with jumpers on the controller board. The hardware conditions the analog signals and sends clean digital signals to the FPGA.