This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Last revisionBoth sides next revision | ||
resources:eval:ad6676-wideband_rx_subsystem_ad6676ebz [07 Mar 2017 18:25] – [AD6676 Evaluation Board Files] Tim Stepp | resources:eval:ad6676-wideband_rx_subsystem_ad6676ebz [29 Sep 2020 02:03] – [AD6676 Evaluation Board HDL Libraries and Project] Eliot Fine | ||
---|---|---|---|
Line 70: | Line 70: | ||
The link below is to an external website which has a project with HDL code that can be used with some FPGA development board to interface to the AD6676 \\ | The link below is to an external website which has a project with HDL code that can be used with some FPGA development board to interface to the AD6676 \\ | ||
- | [[https:// | + | [[https:// |
- | [[https:// | + | [[https:// |
[[https:// | [[https:// | ||