This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
university:tools:m2k:scopy:test-cases:logic-analyzer_temp [16 Apr 2021 03:58] – Updated for new features Trecia Agoylo | university:tools:m2k:scopy:test-cases:logic-analyzer_temp [16 Apr 2021 04:01] – Trecia Agoylo | ||
---|---|---|---|
Line 49: | Line 49: | ||
| ::: | 4. Set logic analyzer’s settings to sample rate: 100Msps, position: 0s. Set pattern generator DIO0’s parameters to: Pattern: clock, Frequency: 2.5MHz, Phase: 0 degrees and Duty Cycle: 50%. | {{ : | | ::: | 4. Set logic analyzer’s settings to sample rate: 100Msps, position: 0s. Set pattern generator DIO0’s parameters to: Pattern: clock, Frequency: 2.5MHz, Phase: 0 degrees and Duty Cycle: 50%. | {{ : | ||
| ::: | 5. Move the cursors to the consecutive rising edges or consecutive falling edges| {{ : | | ::: | 5. Move the cursors to the consecutive rising edges or consecutive falling edges| {{ : | ||
- | | ::: | 6. Enable Lock cursor feature and measure the next edges| | + | | ::: | 6. Enable Lock cursor feature and measure the next edges| |The data measured by the cursor should be close to ∆t: 400ns and 1/∆t: 2.5MHz| |
| ::: | 7. Set logic analyzer’s settings to sample rate: 20ksps. Set pattern generator DIO0’s parameters to: Pattern: clock, Frequency: 100Hz, Phase: 0 degrees and Duty Cycle: 70%. | {{ : | | ::: | 7. Set logic analyzer’s settings to sample rate: 20ksps. Set pattern generator DIO0’s parameters to: Pattern: clock, Frequency: 100Hz, Phase: 0 degrees and Duty Cycle: 70%. | {{ : | ||
| ::: | 8. Move the cursors to the rising and falling edge of the upper limit| {{ : | | ::: | 8. Move the cursors to the rising and falling edge of the upper limit| {{ : | ||
Line 61: | Line 61: | ||
^ Description | ^ Description | ||
- | | Parallel Mode | 1. In logic analyzer, add a parallel decoder. Set Clock line to DIO8 and set Data lines 0-7 to DIO0 to DIO7. In pattern generator, group DIO0 to DIO7 set as number pattern. | + | | Parallel Mode | 1. In logic analyzer, add a parallel decoder. Set Clock line to DIO8 and set Data lines 0-7 to DIO0 to DIO7. In pattern generator, group DIO0 to DIO7 set as number pattern. |
| ::: | 2. Run the Pattern Generator and Logic analyzer instrument. Set in the pattern generator’s instrument the desired decimal value.| {{ : | | ::: | 2. Run the Pattern Generator and Logic analyzer instrument. Set in the pattern generator’s instrument the desired decimal value.| {{ : | ||
| ::: | 3. In logic analyzer, add another parallel decoder. Set Clock line to DIO8 and set Data lines 0-6 to DIO9 to DIO15.In pattern generator, group DIO9 to DIO15 set as number pattern| {{ : | | ::: | 3. In logic analyzer, add another parallel decoder. Set Clock line to DIO8 and set Data lines 0-6 to DIO9 to DIO15.In pattern generator, group DIO9 to DIO15 set as number pattern| {{ : |