This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Last revisionBoth sides next revision | ||
university:tools:m2k:scopy:digitalio [15 May 2018 15:50] – [General description] Adrian Suciu | university:tools:m2k:scopy:digitalio [15 May 2018 16:18] – Updated screenshots Adrian Suciu | ||
---|---|---|---|
Line 27: | Line 27: | ||
Voltmeter shows the same state (5V/0V) as channel 0 output state | Voltmeter shows the same state (5V/0V) as channel 0 output state | ||
- | {{: | + | {{: |
6. Change channel 0 output state by clicking it (multiple times) | 6. Change channel 0 output state by clicking it (multiple times) | ||
Line 54: | Line 54: | ||
4. Set DIO 0-7 to Grouped interface | 4. Set DIO 0-7 to Grouped interface | ||
- | {{: | + | {{: |
5. Set all channels DIO8-15 to output | 5. Set all channels DIO8-15 to output | ||
Line 60: | Line 60: | ||
6. Set each DIO8-15 output states at random | 6. Set each DIO8-15 output states at random | ||
- | {{: | + | {{: |
DIO 0 – 7 grouped value should be the binary value of channels 8-15. | DIO 0 – 7 grouped value should be the binary value of channels 8-15. | ||
Line 75: | Line 75: | ||
Logic analyzer should show the same results | Logic analyzer should show the same results | ||
- | {{: | + | {{: |
</ | </ | ||
==== Interaction with pattern generator ==== | ==== Interaction with pattern generator ==== | ||
Line 102: | Line 102: | ||
Logic analyzer shows a new clock signal generated at channel 10 which can also be read on channel 11 | Logic analyzer shows a new clock signal generated at channel 10 which can also be read on channel 11 | ||
- | {{: | + | {{: |
7. Stop the pattern generator | 7. Stop the pattern generator |