Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision |
university:courses:electronics:electronics-lab-31 [14 Dec 2018 11:33] – add Fritzing files Antoniu Miclaus | university:courses:electronics:electronics-lab-31 [05 Mar 2019 12:39] – [Bonus Step 3 Directions:] Antoniu Miclaus |
---|
Depending on the divide factor N of the particular divider you build you will need to change the F<sub>REF</sub> input frequency by that amount. For example with N = 8, if F<sub>REF</sub> was 250 KHz before the new F<sub>REF</sub> would be 250/8 or 31.25 KHz. The frequency of the pulses at the output of the XOR gate phase detector will also be 8 times lower. | Depending on the divide factor N of the particular divider you build you will need to change the F<sub>REF</sub> input frequency by that amount. For example with N = 8, if F<sub>REF</sub> was 250 KHz before the new F<sub>REF</sub> would be 250/8 or 31.25 KHz. The frequency of the pulses at the output of the XOR gate phase detector will also be 8 times lower. |
| |
| <WRAP round download> |
**Resources:** | **Resources:** |
* Fritzing files: [[ https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education_tools/tree/master/m2k/fritzing/phase_locked_loop_bb | phase_locked_loop_bb]] | * Fritzing files: [[ https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education_tools/tree/master/m2k/fritzing/phase_locked_loop_bb | phase_locked_loop_bb]] |
| </WRAP> |
| |
**For Further Reading:** | **For Further Reading:** |