| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| university:courses:electronics:electronics-lab-15 [28 Jun 2017 02:23] – [Questions:] Doug Mercer | university:courses:electronics:electronics-lab-15 [14 Jun 2022 14:07] (current) – [Appendix: Making an NAND / AND gate with the CD4007 transistor array] Doug Mercer |
|---|
| ====== Activity 15. DC-DC Converters I ====== | ====== Activity: DC-DC Converters I - ADALM2000====== |
| |
| ===== Objective: ===== | ===== Objective: ===== |
| ===== Hardware Setup: ===== | ===== Hardware Setup: ===== |
| |
| The waveform generator should be configured for DC output and 2.5V offset. The digital clock output should be configured for a 50% duty cycle and 100 KHz output frequency. One of the digital outputs from the Analog Discovery could be programed for this or the second AWG output could be used as well. The single ended input of scope channel 1 ( 1+ ) is used to measure the signal seen at the output of the analog voltage comparator. | The signal generator should be configured for constant DC output of 2.5V. The digital clock output should be configured for a 50% duty cycle and 100 KHz output frequency. One of the digital outputs from the ADALM2000 could be programed for this or the second AWG output could be used as well. The single ended input of scope channel 1 ( 1+ ) is used to measure the signal seen at the output of the analog voltage comparator. |
| |
| ===== Procedure: ===== | ===== Procedure: ===== |
| |
| Be sure to start up the waveform generator and digital clock outputs on the Analog Discovery Lab board before turning on the +5V bench supply. The regulated output voltage at node Vout should be observed as the DC offset value of the waveform generator is adjusted. It should be equal to 3 times ( (R<sub>1</sub>+R<sub>2</sub>)/R<sub>1</sub>) ) the DC value of V<sub>REF</sub>. | Be sure to start up the waveform generator and digital clock outputs on the ADALM2000 board before turning on the +5V bench supply. The regulated output voltage at node Vout should be observed as the DC offset value of the waveform generator is adjusted. It should be equal to 3 times ( (R<sub>1</sub>+R<sub>2</sub>)/R<sub>1</sub>) ) the DC value of V<sub>REF</sub>. |
| |
| ===== Questions: ===== | ===== Questions: ===== |
| ===== Hardware Setup: ===== | ===== Hardware Setup: ===== |
| |
| The waveform generator should be configured for DC output and 2.5V offset. The digital clock output should be configured for a 50% duty cycle and 100 KHz output frequency. The Single ended input of scope channel 1 (1+) is used to measure the output of the analog voltage comparator. | The signal generator should be configured for constant DC output of 2.5V. The digital clock output should be configured for a 50% duty cycle and 100 KHz output frequency. The Single ended input of scope channel 1 (1+) is used to measure the output of the analog voltage comparator. |
| |
| ===== Procedure: ===== | ===== Procedure: ===== |
| |
| Be sure to start up the waveform generator and digital clock outputs on the Analog Discovery Lab board before turning on the +5V bench supply. The regulated output voltage at node V<sub>OUT</sub> should be observed as the DC offset value of the waveform generator is adjusted. It should be equal to - V<sub>REF</sub>when V<sub>REF</sub> is set to 2.5V (assuming V<sub>IN</sub> is +5V). | Be sure to start up the wsignal generator and digital clock outputs on the ADALM2000 board before turning on the +5V bench supply. The regulated output voltage at node V<sub>OUT</sub> should be observed as the DC offset value of the waveform generator is adjusted. It should be equal to - V<sub>REF</sub>when V<sub>REF</sub> is set to 2.5V (assuming V<sub>IN</sub> is +5V). |
| |
| ===== Questions: ===== | ===== Questions: ===== |
| Below is the schematic and pinout for the CD4007: | Below is the schematic and pinout for the CD4007: |
| |
| {{ :university:courses:electronics:cd4007.png?300 |}} | {{ :university:courses:alm1k:cd4007_pinout.png?420 |}} |
| |
| <WRAP centeralign> Figure 6 CD4007 CMOS transistor array pinout </WRAP> | <WRAP centeralign> Figure 6 CD4007 CMOS transistor array pinout </WRAP> |
