This is an old revision of the document!
A MOS FET (NMOS) device can be used in many circuit configurations such as an amplifier, oscillator, filter, rectifier or just used as an on-off switch. If the FET is biased into the saturation region, it will operate as an amplifier or other linear circuit, if biased alternately in the linear (triode) region and cut-off region, then it is being used as a switch, allowing current to flow or not to flow in other parts of the circuit. This lab activity describes the NMOS device when operated as a switch.
As in all the ALM labs we use the following terminology when referring to the connections to the M1000 connector and configuring the hardware. The green shaded rectangles indicate connections to the M1000 analog I/O connector. The analog I/O channel pins are referred to as CA and CB. When configured to force voltage / measure current -V is added as in CA-V or when configured to force current / measure voltage -I is added as in CA-I. When a channel is configured in the high impedance mode to only measure voltage -H is added as CA-H.
Scope traces are similarly referred to by channel and voltage / current. Such as CA-V , CB-V for the voltage waveforms and CA-I , CB-I for the current waveforms.
Switching circuits are significantly different than linear circuits. They are also easier to understand. Before investigating more complex circuits, we will begin by introducing discrete solid-state switching circuits: those built around NMOS devices.
A switch consists of a NMOS transistor that is alternately driven between the triode and cutoff regions. A simple version of the switch is shown in figure 1. When the input equals -Vin , the gate-source voltage is less than the threshold voltage (VTH) or off so no current flows in the drain. This is illustrated by the red load line shown in the figure. When the NMOS is in cutoff, the circuit (ideally) has the following values:
This state is similar to an open switch.
When the input equals +Vin, the transistor is driven into the triode region and the following conditions occur:
This state is similar to a closed switch connecting the bottom of RD to ground.
Figure 1 NMOS FET switch and its load line.
The characteristics for an enhancement mode NMOS switch assume that:
These conditions can be assured by designing the circuit so that:
Condition 1 guarantees that the circuit is driven into the cutoff region by the input. Conditions 2 assure that the transistor will be driven into the triode region.
An actual NMOS switch differs from the ideal switch in several aspects. In practice, even in cutoff there is some small leakage current through the transistor. Also, in triode, there is always some voltage dropped across the transistor's internal resistance, RON. Typically, this will be between 0.1 and 0.2 V in triode depending on the drain current and size of the device. These variations from the ideal are generally minor with a properly sized device, so we can assume near ideal conditions when analyzing or designing a NMOS switch circuit.
ADALM1000 Hardware module
1 - 100Ω Resistor (RD)
1 - 5mm LED (any color)
1 - small signal NMOS transistor (ZVN2110A or CD4007 CMOS array)
One common application for a NMOS (or any other) switch is to drive an LED. An LED driver is shown in figure 2. The driver shown in this figure is used to couple a low current part of the circuit to a relatively high current device (the LED). When the output from the low current circuit is low (0 V), the transistor is in cutoff and the LED is off. When the output from the low current circuit goes high (+3 V), the transistor is driven into triode and the LED lights. The driver is used because the low-current part of the circuit may not have the current capability to supply the 20 mA (typical) required to light the LED to full brightness.
Build the LED switch circuit shown in figure 2 on your solder-less breadboard. RD serves to limit the current that flows in the LED from the +5 V power supply. The switch is controlled by the channel A voltage output from the I/O connector. Scope channel B will display the voltage across the switch transistor M1 (VDS) or the voltage at the LED as indicated by the green arrows.
Figure 2, NMOS LED switch
The CA generator should be configured for a 100 Hz square wave with a 3 volt Max and 0 volt Min. Scope channel B is connected to measure the voltage across the transistor or the at the top of the LED. The current flowing through the transistor, can be calculated as the voltage difference between the + 5 V supply and CB-V divided by the resistor value (100Ω). The Channel A current trace measures the current in the gate terminal of M1.
Save the voltage trace across the transistor Drain-Source ( channel B dashed green line ) and at the LED ( channel B solid green line ) and include them in your lab write-up.
How much current is flowing in resistor RD when the LED is on and when the LED is off?
How much current is flowing in the Gate terminal of M1?
Try lowering the Max value for VIN ( CA-V, the gate voltage of M1 ) until the LED no longer turns on. What is the voltage? How does this compare to the VTH listed in the datasheet?
Calculate the RON when M1 is in triode. How does this value compare to the spec listed in the datasheet?
Two NMOS transistors can be connected with their drains and sources in parallel, figure 3, which provides a way to switch on the load from two different signals. Either input can turn on the load but both need to be off for the load to be off. This is referred to as an “OR” function.
Figure 3, Two Switches in parallel
Modify the circuit on your breadboard to look like figure 3. Add a second NMOS transistor, M2, as shown. Now connect the transistor gates to the digital I/O port pins PIO 0 and PIO 1 respectively. Open the digital control window and set PIO 0 and PIO 1 to all four combinations of logic 0 and 1. Note which combinations turn on the LED. The voltage on the LED and drain resistor can be monitored with the CHB scope input as before.
Two NMOS transistors can be connected in series with the drain of the lower transistor connected to the source of the upper transistor, figure 4, which provides a way to switch off the load from two different signals. Either input can turn off the load but both need to be on for the load to be on. This is referred to as an “AND” function.
Figure 4, Two Switches in series
Modify the circuit on your breadboard to look like figure 4. Now the second NMOS transistor is in series with the source of M1. Again the gates of M1 and M2 are connected to the digital I/O port pins PIO 0 and PIO 1 respectively. Again, set PIO 0 and PIO 1 to all four combinations of logic 0 and 1. Note which combinations turn on the LED. The voltage on the LED and drain resistor can be monitored with the CHB scope input as before. You should also measure the voltage at the connection between the source of M1 and the drain of M2 for each of the four conditions. Comment on the voltages seen at the drain of M2 in your lab report and why.
For Further Reading: