This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:fpga:xilinx:pmod:adp5589 [12 Mar 2012 09:40] – Changed PMOD- to Pmod Alexandru Tofan | resources:fpga:xilinx:pmod:adp5589 [09 Jan 2021 00:57] (current) – user interwiki links Robin Getz | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== ADP5589 | + | ====== ADP5589 Pmod Xilinx |
===== Introduction ===== | ===== Introduction ===== | ||
Line 7: | Line 7: | ||
**HW Platform(s): | **HW Platform(s): | ||
- | | + | * [[xilinx>products/ |
- | * [[http:// | + | |
- | * [[http:// | + | |
- | **System:** Microblaze, AXI, UART \\ | + | |
===== Quick Start Guide ===== | ===== Quick Start Guide ===== | ||
Line 17: | Line 16: | ||
==== Required Hardware ==== | ==== Required Hardware ==== | ||
- | * LX9 microboard | + | * [[xilinx> |
- | * PmodIOXP ADP5589 | + | * [[http:// |
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
==== Required Software ==== | ==== Required Software ==== | ||
- | * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). | + | * Xilinx ISE 14.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). |
- | * A UART terminal (Tera Term/ | + | * A UART terminal (Tera Term/ |
==== Running Demo (SDK) Program ==== | ==== Running Demo (SDK) Program ==== | ||
- | <note tip>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[http://www.xilinx.com/products/ | + | <WRAP center round tip 80%>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[xilinx>products/ |
- | </note> | + | If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http:// |
+ | If you are not familiar with ZedBoard and/or Xilix tools, please visit\\ [[http:// | ||
- | Extract the project from the archive file (ADP5589.zip) to the location you desire. | + | ==== Avnet LX9 MicroBoard Setup ==== |
- | To begin, connect the PmodKYPD to J1 connector of PmodIOXP. After that, connect the PmodIOXP board to J4 connector of LX9 board, pins 3 to 6 (see image below). You must use the extension cable provided, otherwise the I2C Interface will not work. Connect the USB cables | + | Extract the project from the archive file (ADP5589_< |
+ | |||
+ | To begin, connect the PmodKYPD to J1 connector of PmodIOXP. After that, connect the PmodIOXP board to J4 connector of LX9 board, pins 3 to 6 (see image below). You must use the extension cable provided, otherwise the I2C Interface will not work. . Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector. | ||
{{: | {{: | ||
{{: | {{: | ||
- | Start IMPACT, and double click " | + | ==== Digilent Nexys™3 |
- | {{: | + | Extract the project from the archive file (ADP5589_< |
+ | |||
+ | To begin, connect the PmodKYPD to J1 connector of PmodIOXP. After that, connect the PmodIOXP board to JA connector of Nexys™3 board, pins JA3 to JA6 (see image below). You must use the extension cable provided, otherwise the I2C Interface will not work. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). | ||
+ | |||
+ | {{: | ||
+ | {{: | ||
+ | |||
+ | ==== Avnet ZedBoard ==== | ||
+ | |||
+ | To begin, connect the PmodIOXP to JC1 connector of ZedBoard (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ==== FPGA Configuration for Nexys3 and LX-9 MicroBoard ==== | ||
+ | |||
+ | Start IMPACT, and double click " | ||
+ | |||
+ | {{: | ||
+ | |||
+ | |||
+ | ==== FPGA Configuration for ZedBoard ==== | ||
+ | |||
+ | Run the **download.bat** script from the " | ||
+ | The script will automatically configure the ZYNQ SoC and download the *.elf file afterwards. | ||
+ | |||
+ | <WRAP center round tip 80%> | ||
+ | If the download script fails to run, modify the Xilinx Tools path in **download.bat** to match your Xilinx Installation path. | ||
+ | </ | ||
If programming was successful, you should be seeing messages appear on the terminal window as shown in figures below. After programming the ADP5589 device, the program will display initialization messages, and afterwards it will enter Key Decoder Test Mode. In this mode, you can press any key on the PmodKYPD, and it will be displayed on the UART along with the corresponding event (press/ | If programming was successful, you should be seeing messages appear on the terminal window as shown in figures below. After programming the ADP5589 device, the program will display initialization messages, and afterwards it will enter Key Decoder Test Mode. In this mode, you can press any key on the PmodKYPD, and it will be displayed on the UART along with the corresponding event (press/ | ||
- | {{: | + | {{: |
- | {{: | + | {{: |
- | {{: | + | {{: |
===== Using the reference design ===== | ===== Using the reference design ===== | ||
Line 56: | Line 87: | ||
The hardware I2C access allows reading or writing of any ADP5589 registers via the address, write and read data registers. | The hardware I2C access allows reading or writing of any ADP5589 registers via the address, write and read data registers. | ||
- | <note important> | + | <WRAP round 80% important> |
When decoding the PmodKYPD pay attention to the fact that: \\ | When decoding the PmodKYPD pay attention to the fact that: \\ | ||
* ROW1 to ROW4 are seen by the ADP5589 as C3 to C0. \\ | * ROW1 to ROW4 are seen by the ADP5589 as C3 to C0. \\ | ||
* COL4 to COL1 are seen by the ADP5589 as R3 to R0. \\ | * COL4 to COL1 are seen by the ADP5589 as R3 to R0. \\ | ||
- | UART must be set to 115200 | + | UART must be set to 115200 |
- | </note> | + | </WRAP> |
+ | |||
+ | <WRAP round important 80%> | ||
+ | When using the ZedBoard reference design in order to develop your own software, please make sure that the following options are set in " | ||
+ | |||
+ | <code c> | ||
+ | // Select between PS7 or AXI Interface | ||
+ | #define USE_PS7 1 | ||
+ | // SPI used in the design | ||
+ | #define USE_SPI 0 | ||
+ | // I2C used in the design | ||
+ | #define USE_I2C 1 | ||
+ | // Timer (+interrupts) used in the design | ||
+ | #define USE_TIMER 0 | ||
+ | // External interrupts used in the design | ||
+ | #define USE_EXTERNAL | ||
+ | // GPIO used in the design | ||
+ | #define USE_GPIO | ||
+ | </ | ||
+ | |||
+ | </WRAP> | ||
===== Downloads ===== | ===== Downloads ===== | ||
- | {{: | ||
+ | <WRAP round download 80%> | ||
+ | \\ | ||
+ | **Avnet LX-9 MicroBoard: **\\ | ||
+ | * {{: | ||
- | ===== More information ===== | + | **Digilent Nexys™3: |
- | * [[ez> | + | * {{: |
+ | **Avnet ZedBoard: | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | | ||
+ | </ | ||
+ | ===== More information ===== | ||
+ | * [[ez> | ||
+ | * Example questions: {{rss> |