This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
resources:fpga:xilinx:interposer:ad5415 [28 Sep 2012 10:44] – Added common section for describing the evaluation setup and System Demonstration Platform Adrian Costina | resources:fpga:xilinx:interposer:ad5415 [05 Feb 2014 18:45] – [Evaluation Boards] Lars-Peter Clausen | ||
---|---|---|---|
Line 8: | Line 8: | ||
===== Evaluation Boards ===== | ===== Evaluation Boards ===== | ||
- | * [[adi> | + | * [[adi>EVAL-AD5415|EVAL-AD5415SDZ]] |
====== Overview ====== | ====== Overview ====== | ||
- | This document presents the steps to setup an environment for using the **[[adi> | + | This document presents the steps to setup an environment for using the **[[adi> |
{{ : | {{ : | ||
Line 25: | Line 25: | ||
- | The **EVAL-AD5415** evaluation board is designed to help customers quickly prototype new AD5415 circuits and reduce design time. The board requires ±12 V and +5 V supplies. The +12 V VDD and −12 V VSS are used to power the output amplifier; the +5 V supply is used to power the DAC (VDD) and transceivers (VCC). | + | The **EVAL-AD5415** evaluation board is designed to help customers quickly prototype new AD5415 circuits and reduce design time. The board requires ±12 V and +5 V supplies. |
===== More information ===== | ===== More information ===== | ||
Line 31: | Line 31: | ||
* [[adi>/ | * [[adi>/ | ||
* [[http:// | * [[http:// | ||
- | * [[http:// | ||
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 45: | Line 44: | ||
===== Required Software ===== | ===== Required Software ===== | ||
- | * Xilinx ISE 13.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). | + | * Xilinx ISE 14.6. |
- | * [[http://micrium.com/ | + | * UART Terminal (Termite/Tera Term/Hyperterminal), |
+ | * The EVAL-AD5415 reference project for Xilinx KC705 FPGA. | ||
===== Downloads ===== | ===== Downloads ===== | ||
+ | <WRAP round download 80%> | ||
+ | \\ | ||
+ | * **AD5415 Driver:** https:// | ||
+ | * **AD5415 Commands:** https:// | ||
+ | * **Xilinx Boards Common Drivers:** https:// | ||
+ | * **EDK KC705 Reference project:** https:// | ||
+ | \\ | ||
+ | </ | ||
+ | ===== Hardware setup ===== | ||
- | * {{: | + | <WRAP round important 80%> |
- | + | \\ | |
- | The following table presents a short description | + | Before connecting |
- | + | </WRAP> | |
- | ^ **Folder** ^ **Description** ^ | + | |
- | | Bit | Contains | + | |
- | | Microblaze | Contains the EDK 13.4 project for the Microblaze softcore that will be implemented in the KC705 FPGA. | | + | |
- | | Software | Contains the source files of the software project that will be run by the Microblaze processor.| | + | |
- | | uCProbeInterface | Contains | + | |
- | + | ||
- | ====== Run the Demonstration Project ====== | + | |
- | + | ||
- | {{page>ucprobe_common}} | + | |
- | + | ||
- | ===== Demonstration Project User Interface ===== | + | |
- | The following figure presents | + | * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector. |
+ | | ||
- | {{ :resources: | + | <WRAP round important 80%> |
+ | \\ | ||
+ | To power on the EVAL-AD5415 evaluation board, you need to provide external +12V VDD and -12V VSS supply voltage used to power the output amplifier (for more information see: [[adi>/ | ||
+ | </ | ||
- | **Section | + | ===== Reference Project Overview ===== |
+ | The following commands were implemented in this version of EVAL-AD5415 reference project for Xilinx KC705 FPGA board. | ||
+ | ^ Command ^ Description ^ | ||
+ | | **help?** | Displays all available commands. | | ||
+ | | **load=** | Loads selected DAC input register with a given value. Accepted values:\\ channel:\\ 0 - select DAC A input register.\\ 1 - select DAC B input register.\\ value:\\ 0 .. 4095 - value to be written in register. | | ||
+ | | **loadAll=** | Loads both DAC input registers. Accepted values:\\ 0 .. 4095 - value to be written in register. | | ||
+ | | **loadAndUpdate=** | Loads and updates | ||
+ | | **updateAll!** | Updates both DAC outputs. | | ||
+ | | **readback?** | Reads from the selected DAC register. Accepted values:\\ channel:\\ 0 - read from DAC A.\\ 1 - read from DAC B. | | ||
+ | | **clearToZero!** | Clears both DAC outputs | ||
+ | | **clearToMid!** | Clears both DAC outputs to midscale. | | ||
+ | | **ldacPin=** | Sets the output value of LDAC pin. Accepted values:\\ 0 - sets LDAC pin low.(default)\\ 1 - sets LDAC pin high. | | ||
+ | | **ldacPin?** | Displays the value of LDAC pin. | | ||
+ | | **clrPin=** | Sets the output value of CLR pin. Accepted values: | ||
+ | | **clrPin?** | Displays the value of CLR pin. | | ||
- | **Section B** is used to control the state of the hardware pins (**// | ||
- | **Section C** is used to call the clear functions (clear DAC output to zero scale or to midscale). | ||
- | **Section D** is used to change | + | Commands can be executed using a serial terminal connected |
- | **Section E** is used to load, update and read the DACs registers. | + | The following image shows a generic list of commands in a serial terminal connected |
+ | {{ : | ||
- | ===== Troubleshooting | + | ===== Software Project Setup ===== |
+ | {{page> | ||
- | In case there is a communication problem with the board the follwing actions can be perfomed in order to try to fix the issues: | ||
- | * Check that the evaluation board is powered as instructed in the board' | ||
- | * In uC-Probe refresh the symbols file by right-clicking on the **//System Browser//** window and selecting **//Refresh Symbols// | ||
- | * If the communication problem persists even after performing the previous steps, restart the uC-Probe application and try to run the interface again. | ||
====== More information ====== | ====== More information ====== | ||
{{page> | {{page> |