This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Last revisionBoth sides next revision | ||
resources:fpga:xilinx:interposer:ad2s1205 [28 Sep 2012 14:07] – Added common section for describing the evaluation setup and System Demonstration Platform Adrian Costina | resources:fpga:xilinx:interposer:ad2s1205 [07 Nov 2013 14:05] – [More information] Lucian Sin | ||
---|---|---|---|
Line 11: | Line 11: | ||
====== Overview ====== | ====== Overview ====== | ||
- | This document presents the steps to setup an environment for using the **[[adi> | + | This document presents the steps to setup an environment for using the **[[adi> |
{{ : | {{ : | ||
Line 17: | Line 17: | ||
{{page> | {{page> | ||
- | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD2S1205CBZ** Evaluation Board. | + | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD2S1205SDZ** Evaluation Board. |
{{ : | {{ : | ||
- | The **EVAL-AD2S1205CBZ** evaluation board is a member of a growing number of boards available for the **SDP**. | + | The **EVAL-AD2S1205SDZ** evaluation board is a member of a growing number of boards available for the **SDP**. |
The AD2S1205 is a complete 12-bit resolution tracking resolver-to-digital converter that contains an on-board programmable sinusoidal oscillator providing sine wave excitation for resolvers. The converter accepts 3.15 V p-p ± 27% input signals on the Sin and Cos inputs. A Type II tracking loop is employed to track the inputs and convert the input Sin and Cos information into a digital representation of the input angle and velocity. The maximum tracking rate is a function of the external clock frequency. The performance of the AD2S105 is specified across a frequency range of 8.192 MHz ± 25%, allowing a maximum tracking rate of 1250 rps. | The AD2S1205 is a complete 12-bit resolution tracking resolver-to-digital converter that contains an on-board programmable sinusoidal oscillator providing sine wave excitation for resolvers. The converter accepts 3.15 V p-p ± 27% input signals on the Sin and Cos inputs. A Type II tracking loop is employed to track the inputs and convert the input Sin and Cos information into a digital representation of the input angle and velocity. The maximum tracking rate is a function of the external clock frequency. The performance of the AD2S105 is specified across a frequency range of 8.192 MHz ± 25%, allowing a maximum tracking rate of 1250 rps. | ||
Line 27: | Line 27: | ||
===== More information ===== | ===== More information ===== | ||
* [[adi> | * [[adi> | ||
- | * [[adi>/ | + | * [[adi>/ |
* [[http:// | * [[http:// | ||
- | * [[http:// | ||
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 39: | Line 38: | ||
* [[http:// | * [[http:// | ||
* FMC-SDP adapter board | * FMC-SDP adapter board | ||
- | * **EVAL-AD2S1205CBZ** evaluation board | + | * **EVAL-AD2S1205SDZ** evaluation board |
===== Required Software ===== | ===== Required Software ===== | ||
- | * Xilinx ISE 13.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). | + | * Xilinx ISE 14.6. |
- | * [[http://micrium.com/ | + | * UART Terminal (Termite/Tera Term/Hyperterminal), |
+ | * The EVAL-AD2S1205 reference project for Xilinx KC705 FPGA. | ||
===== Downloads ===== | ===== Downloads ===== | ||
- | + | <WRAP round download 80%> | |
- | * {{:resources: | + | \\ |
- | + | * **AD2S1205 Driver:** https://github.com/ | |
- | The following table presents a short description the reference design archive contents. | + | * **AD2S1205 Commands:** https:// |
- | + | | |
- | ^ **Folder** ^ **Description** ^ | + | * **EDK KC705 Reference |
- | | Bit | Contains the KC705 configuration file that can be used to program the system for quick evaluation. | | + | \\ |
- | | Microblaze | Contains the EDK 13.4 project for the Microblaze softcore that will be implemented in the KC705 FPGA. | | + | </ |
- | | Software | Contains the source files of the software | + | |
- | | uCProbeInterface | Contains the uCProbe interface and the .elf symbols file used by uC-Probe to access data from the Microbalze memory. | | + | |
====== Run the Demonstration Project ====== | ====== Run the Demonstration Project ====== | ||
- | {{page> | + | ===== Hardware setup ===== |
- | + | ||
- | ===== Demonstration Project User Interface | + | |
- | The following figure presents | + | <WRAP round important 80%> |
+ | \\ | ||
+ | Before connecting | ||
+ | </ | ||
- | {{ : | + | * Use the FMC-SDP |
+ | * Connect the JTAG and UART cables to the KC705 and power up the FPGA board. | ||
- | **Section A** is used to activate the board and monitor activity. | + | ===== Reference Project Overview ===== |
+ | The following commands were implemented in this version of EVAL-AD2S1205 reference project for Xilinx KC705 FPGA board. | ||
+ | ^ Command ^ Description ^ | ||
+ | | **help?** | Displays all available commands. | | ||
+ | | **position?** | Displays | ||
+ | | **velocity?** | Displays | ||
- | **Section B** displays | + | Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA. |
- | **Section C** displays the instantaneous velocity value read from the AD2S1205 and the minimum, maximum and mean velocity values. | + | The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. |
+ | {{ : | ||
- | ===== Troubleshooting | + | ===== Software Project Setup ===== |
+ | {{page> | ||
- | In case there is a communication problem with the board the follwing actions can be perfomed in order to try to fix the issues: | ||
- | * Check that the evaluation board is powered as instructed in the board' | ||
- | * In uC-Probe refresh the symbols file by right-clicking on the **//System Browser//** window and selecting **//Refresh Symbols// | ||
- | * If the communication problem persists even after performing the previous steps, restart the uC-Probe application and try to run the interface again. | ||
====== More information ====== | ====== More information ====== | ||
* [[resources: | * [[resources: | ||
{{page> | {{page> |