Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
Last revisionBoth sides next revision
resources:fpga:xilinx:fmc:ad-fmcadc2-ebz [08 Jul 2014 22:41] – add pointers to source Robin Getzresources:fpga:xilinx:fmc:ad-fmcadc2-ebz [03 Jan 2021 22:12] – fix links Robin Getz
Line 1: Line 1:
 +====== ADI AD-FMCADC2-EBZ Boards & Xilinx Reference Design ======
 + 
 +===== Introduction =====
 +
 +The [[/resources/eval/user-guides/ad-fmcadc2-ebz|AD-FMCADC2-EBZ]] is a high speed data acquisition (1 ADC channel at 2500 MSPS), in an FMC form factor, which has one high speed JESD204B Analog to Digital converters ([[adi>AD9625]]) on it. The AD9625 is a 12-bit monolithic sampling analog-to-digital converter (ADC) that operates at conversion rates of up to 2.5 giga samples per second (GSPS). This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/antijamming measures.
 +
 +The card is mechanically (width/depth, but not height) and electrically compliant to the FMC standard (ANSI/VITA 57.1).
 +
 +The reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM. It allows programming the device and monitoring it's internal registers via SPI.
 +
 +===== Supported Devices =====
 +
 +  * [[adi>en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-AD-FMCADC2-EBZ.html#eb-overview|AD-FMCADC2-EBZ]]
 +
 +===== Supported Carriers =====
 +
 +  * [[xilinx>VC707]] HPC Slot
 +  * [[xilinx>ZC706]] HPC Slot
 +
 +===== Required Software =====
 +
 +  * We're upgrade the Xilinx tools on every release. The supported version number can be found in our [[https://github.com/analogdevicesinc/hdl/tree/master | git repository ]].  
 +  * A UART terminal (Tera Term/Hyperterminal), baud rate 115200.
 +
 +===== Downloads =====
 +
 +The HDL Reference Designs and the no-OS Software can be downloaded from the Analog Devices github.
 +
 +===== HDL Source =====
 +<WRAP center round download>
 +  * ZC706 HDL Reference design: [[https://github.com/analogdevicesinc/hdl/tree/master/projects/fmcadc2/zc706]]
 +  * VC707 HDL Reference design: [[https://github.com/analogdevicesinc/hdl/tree/master/projects/fmcadc2/vc707]]
 +</WRAP>
 +
 +
 +===== No-OS Software Source =====
 +<WRAP center round download>
 +  * AD-FMCADC2-EBZ Project - https://github.com/analogdevicesinc/no-OS/tree/master/fmcadc2
 +</WRAP>
  
resources/fpga/xilinx/fmc/ad-fmcadc2-ebz.txt · Last modified: 20 Dec 2023 11:53 by Stefan-Robert Raus