This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Last revisionBoth sides next revision | ||
resources:fpga:peripherals:spi_engine:spi_bus_interface [06 Oct 2016 17:27] – [Example Verilog IO configuration] Lars-Peter Clausen | resources:fpga:peripherals:spi_engine:spi_bus_interface [11 May 2018 17:41] – [Signal Pins] Update SDI description Istvan Csomortani | ||
---|---|---|---|
Line 13: | Line 13: | ||
| '' | | '' | ||
| '' | | '' | ||
- | | '' | + | | '' |
| '' | | '' | ||
| '' | | '' |