This is an old revision of the document!
The SPI-Engine Execution peripheral forms the heart of the SPI-Engine framework. It is responsible for handling a SPI-Engine control stream and translate it into low-level SPI bus transactions.
Name | Description |
---|---|
.v | Verilog source for the peripheral. |
.tcl | TCL script to generate the Vivado IP-integrator project for the peripheral. |
Name | Description | Default |
---|---|---|
NUM_CS | Number of chip-select signals for the SPI bus (min: 1, max: 8) |
Name | Type | Description |
---|---|---|
clk | Clock | All other signals are synchronous to this clock. |
resetn | Synchronous active low reset | Resets the internal state machine of the core. |
active | Output | Indicates whether the peripheral is currently active and processing commands. |
ctrl | SPI-Engine Control Interface slave | SPI-Engine Control stream that contains commands and data for the execution module. |
spi | SPI bus interface master | Low-level SPI bus interface that is controlled by peripheral. |
The active
signal is be asserted as long as the peripheral is busy executing incoming commands.