This shows you the differences between two versions of the page.
Previous revisionNext revision | |||
— | resources:fpga:docs:axi_hdmi_rx [09 Feb 2021 18:54] – [Design considerations] Fix broken link. Istvan Csomortani | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ===== AXI_HDMI_RX IP core ===== | ||
+ | The [[https:// | ||
+ | |||
+ | ==== Features ==== | ||
+ | * AXI based configuration | ||
+ | * Supports multiple resolution (max 1080p) | ||
+ | * Supports embedded sync video reception (16bit data) | ||
+ | * YCbCr or RGB color space output | ||
+ | * Supported on FMC-IMAGEON Xilinx Reference Design | ||
+ | ==== Block Diagram ==== | ||
+ | {{: | ||
+ | ==== Configuration Parameters ==== | ||
+ | ^ Name ^ Description ^ Default Value^ | ||
+ | | '' | ||
+ | | '' | ||
+ | |||
+ | ==== Interfaces ==== | ||
+ | |||
+ | ^ Interface ^ Pin ^ Type ^ Description ^ | ||
+ | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | | '' | ||
+ | | '' | ||
+ | |||
+ | ==== Detailed description ==== | ||
+ | The top module, axi_hdmi_rx, | ||
+ | * axi_hdmi_rx_core module \\ | ||
+ | * the HDMI RX register map \\ | ||
+ | * the AXI handling interface \\ | ||
+ | |||
+ | In axi_hdmi_rx_core module, the video information is manipulated by passing through more processing blocks (see [[#Block Diagram]]): | ||
+ | * Embedded Sync module acquires the video information and splits it into video data and synchronization signals. | ||
+ | * Chroma supersampling block, super samples the video information to obtain a 24 bit video information, | ||
+ | * CSC (Color Space Conversion) –converts the video information from YCbCr color space to RGB color space. If YCbCr is the desired output color space the CSC block can be bypassed by setting to 1 the value of CSC_BYPASS in REG_CNTRL register. | ||
+ | * Sync monitoring - monitors the recovered hsync and vsync against the programmed expected resolution. Asserts out of sync and resoulutions mismatch indicators in the '' | ||
+ | \\ | ||
+ | ==== Register Map ==== | ||
+ | |||
+ | {{page>: | ||
+ | |||
+ | ==== Design considerations ==== | ||
+ | == Additional IPs needed: == | ||
+ | * [[resources: | ||
+ | * axi_spdif_tx (audio) | ||
+ | |||
+ | The axi_dmac is used to get the video information from the core into memory. | ||
+ | The audio path is separated from the video path, for **audio axi_spdif_tx** core ([[https:// | ||
+ | The whole system needs to be controlled by a processor (ARM or a softcore) that can program the registers.\\ | ||
+ | \\ | ||
+ | === Example design === | ||
+ | |||
+ | The core is used to interface the [[adi> | ||
+ | * [[https:// | ||
+ | |||
+ | ==== Software support ==== | ||
+ | The core can be controlled by Linux or no-Os | ||
+ | * [[resources/ | ||
+ | * [[https:// | ||
+ | ==== References ==== | ||
+ | * [[/ | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | * [[/ | ||
+ | \\ | ||
+ | {{navigation #axi_ip|AXI IP#hdl |Main page# |