Differences

This shows you the differences between two versions of the page.

--- resources:fpga:altera:ced1z:adas3022 [19 Jul 2012 16:22] – set as under construction Andrei Cozma
+++ resources:fpga:altera:ced1z:adas3022 [11 Jan 2021 09:40] (current) – Fixed bad link for EVAL-ADAS3022 Ioana Chelaru
@@ Line 1: / Line 1: @@
-~~UNDERCONSTRUCTION~~under construction
 ====== CED1Z FPGA Project for ADAS3022 with Nios driver  ======
 ====== Overview ======
-This document presents the steps to setup an environment for using the **EVAL-ADAS302xEDZ** evaluation board together with the **[[adi>EVAL-CED|EVAL-CED Converter Evaluation and Development (CED) Board]]**, the Nios II Embedded Development Suite (EDS) and the [[http://micrium.com/page/products/tools/probe|Micrium µC-Probe]] run-time monitoring tool. Below is presented a picture of the EVAL-ADAS302xEDZ Evaluation Board with the CED1 board.
+This document presents the steps to setup an environment for using the **[[adi>EVAL-ADAS3022| EVAL-ADAS3022EDZ]]** evaluation board together with the **[[adi>EVAL-CED|EVAL-CED Converter Evaluation and Development (CED) Board]]**, the Nios II Embedded Development Suite (EDS). Below is presented a picture of the EVAL-ADAS3022EDZ Evaluation Board with the CED1 board.
 {{ :resources:fpga:altera:ced1z:ced1z_adas3022.png?500 }}
@@ Line 10: / Line 9: @@
 The CED1Z board is intended for use in evaluation, demonstration and development of systems using Analog Devices precision converters. It provides the necessary communications between the converter and the PC, programming or controlling the device, transmitting or receiving data over a USB link.
-The ADAS3022 is a complete 16-bit, 1MSPS analog to digital data acquisition system. The part includes an 8 channel low leakage multiplexer, high common mode rejection programmable differential gain stage (6 differential input ranges), a precision low drift 4.096V reference and buffer, and a 16-bit charge redistribution successive approximation register (SAR) architecture analog-to-digital converter (ADC). The ADAS3022 is an ideal replacement for a typical 16-bit data acquisition system requiring these common features and can resolve differential input ranges up to ±20.48Vpp when using ±15V supplies.
+The [[adi>ADAS3022]] is a complete 16-bit, 1 MSPS, successive approximation–based analog-to-digital data acquisition system that is manufactured on Analog Devices, Inc., proprietary iCMOS® high voltage industrial process technology. The device integrates an 8-channel, low leakage multiplexer; a high-impedance programmable gain instrumentation amplifier (PGIA) stage with a high common-mode rejection; a precision, low drift 4.096 V reference and buffer; and a 16-bit charge-redistribution analog-to-digital converter (ADC) with successive approximation register (SAR) architecture. The ADAS3022 can resolve eight single-ended inputs or four fully differential inputs up to ±24.576 V when using ±15 V supplies. In addition, the device can accept the commonly used bipolar differential, bipolar single-ended, pseudo bipolar, or pseudo unipolar input signals, as shown in Table 1, thus enabling the use of almost any direct sensor interface. The ADAS3022 simplifies design challenges by eliminating signal buffering, level shifting, amplification/attenuation, common-mode rejection, settling time, or any of the other analog signal conditioning challenges while allowing smaller form factor, faster time to market, and lower costs.
-The ADAS3022 is a SAR based data acquisition system including true high impedance differential input buffers that alleviate the need for additional buffering usually required in capacitive DAC based SAR ADCs. In addition, the ADAS3022 incorporates high common mode rejection that eliminates the need for external instrumentation amplifiers typically required in applications where common mode signals are present.
-The **EVAL-ADAS302xEDZ** is an evaluation board for the ADAS302x 16-bit data acquisition system (DAS). These devices are the first integrated solution offering the usual DAS components including an 8 channel multiplexer, high impedance differential amplifier with programmable gain, a precision 16-bit successive approximation (no latency) analog to digital converter and precision 4.096V reference. The ADAS3022 and ADAS3023 are both 8 channel devices with an aggregate throughput of 1million samples per second (1MSPS).
+The **EVAL-ADAS3022EDZ** is an evaluation board for the ADAS3022 16-bit data acquisition system (DAS) with an aggregate throughput of 1 million samples per second (1MSPS).
 ===== More information =====
+  * [[adi>ADAS3022|ADAS3022 Product Info]] - pricing, samples, datasheet
   * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]]
-  * [[http://micrium.com/page/products/tools/probe|Micrium uC-Probe]]
 ====== Getting Started ======
@@ Line 37: / Line 34: @@
   * [[http://www.altera.com/products/software/quartus-ii/web-edition/qts-we-index.html|Quartus II Web Edition]] design software v11.0
   * [[https://www.altera.com/download/software/nios-ii|Nios II EDS]] v11.0
-  * [[http://micrium.com/page/products/tools/probe|uC-Probe]] run-time monitoring tool
-  * {{:resources:fpga:altera:ced1z:adas3022_evalboard.zip|Evaluation Project Files}}
 The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web.
-The **Micrium uC/Probe Trial** version is available via download from the web at [[http://micrium.com/download/Micrium-uC-Probe-Setup-Trial.exe]]. **Note:** After installation add to the “Path” system variable the entry "//%QUARTUS_ROOTDIR%\bin\//“ on the third position in the list.
+===== Downloads =====
+  * {{:resources:fpga:altera:ced1z:adas3022_evalboard.zip|Evaluation Project Files}}
 ===== Extract the Lab Files =====
-Create a folder called “**//ADIEvalBoard//**” on your PC and extract the **//adas3022_evalboard.zip//** archive to this folder. Make sure that there are **//NO SPACES//** in the directory path. After extracting the archive the following folders should be present in the **//ADIEvalBoard//** folder: **//EvalBoardFPGA//**, **//FPGA//**, **//Hdl//**, **//NiosCpu//**, **//Software//**, **//ucProbe//**
+Create a folder called “**//ADIEvalBoard//**” on your PC and extract the **//adas3022_evalboard.zip//** archive to this folder. Make sure that there are **//NO SPACES//** in the directory path. After extracting the archive the following folders should be present in the **//ADIEvalBoard//** folder: **//EvalBoardFPGA//**, **//FPGA//**, **//Hdl//**, **//NiosCpu//**, **//Software//**, **//DataCapture//**
 ^ **Folder** ^ **Description** ^
 | EvalBoardFPGA | Contains the reference project which is loaded on the EVAL-ADAS302xEDZ board. The ADAS3022.v file contains the main ADC driver module |
 | FPGA | Contains all the files necessary to program the CED1Z board in order to evaluate the ADC. By executing the script //program_fpga.bat// the FPGA will be programmed with the evaluation project. New Nios2 applications can be created using the files from this folder. \\ The //ip// subfolder contains the HDL core for connecting the evaluation board to the CED1Z board , the software drivers for HAL in ///hdl/src/HAL// and the ADAS3022 registers in ///hdl/src/inc//  |
-| Hdl | Contains the source files for the ADAS3022 core : \\ - The //doc// subfolder contains a brief documentation for the core. \\ - The //src// subfolder contains the HDL source files.  \\ - The //tb// folder contains the sources of the core's testbench |
+| Hdl | Contains the source files for the ADAS3022 core : \\ - The //doc// subfolder contains a brief documentation for the core. \\ - The //src// subfolder contains the HDL source files. |
 | NiosCpu | Contains the CED1Z Quartus evaluation project source files . The //ip// subfolder contains the ADAS3022 SOPC component |
-| Software | Contains the source files of the uCProbe library and the main file of the Nios2 SBT evaluation project |
+| Software | Contains the source files of the Nios2 SBT evaluation project |
-| uCProbe | Contains the uCProbe interface and data capture script used to acquire data from the evaluation board and store it in a local .csv file |
+| DataCapture | Contains the script files used for data acquisition |
 ===== Install the USB-Blaster Device Driver =====
 {{page>:resources:fpga:altera:ced1z:common_usb}}
@@ Line 107: / Line 104: @@
 | AVALON_MASTER_WRITEDATA_O | OUT | 32 | Master write data bus |
 | //**External connectors**// ||||
-| BDB_IO                 | I/O | 16 | Bidirectional data bus used to write/read data to/from the AD7625_26EDZ board |
+| BDB_IO                 | I/O | 16 | Bidirectional data bus used to write/read data to/from the ADAS3022EDZ board |
 | BBUSY_I                | IN  | 1  | Signal that indicates the status of the conversion. Once the conversion is complete and the result is available in the output register, the BUSY output goes high |
-| BRD_N_O                | OUT | 1  | Signal used by the CED1Z board to read data from the AD7625_26EDZ board |
+| BRD_N_O                | OUT | 1  | Signal used by the CED1Z board to read data from the ADAS3022EDZ board |
-| BWR_N_O                | OUT | 1  | Signal used by the CED1Z board to write data to the AD7625_26EDZ board |
+| BWR_N_O                | OUT | 1  | Signal used by the CED1Z board to write data to the ADAS3022EDZ board |
-| BADDR_O                | OUT | 3  | Used to select the register to be read from the AD7625_26EDZ board. |
+| BADDR_O                | OUT | 3  | Used to select the register to be read from the ADAS3022EDZ board. |
 | BRESET_O               | OUT | 1  | Used to reset the evaluation board |
 |  **Table 2 Port description**  ||||
@@ Line 163: / Line 160: @@
 ====== Quick Evaluation ======
-{{page>:resources:fpga:altera:ced1z:common_quick_evaluation}}
+<note warning> After reprogramming the FPGA on the evaluation board for using the reference design you won't be able to revert to the standard evaluation programming file and you can only use the evaluation board for prototyping.
-====== NIOS II Software Design ======
+Before proceeding with this step, you should be satisfied with the evaluation results from the standard evaluation  software. </note>
-{{page>:resources:fpga:altera:ced1z:common_nios2_software_design}}
+The next sections of this document present all the steps needed to create a fully functional project that can be used for evaluating the operation of the ADI platform. It is possible to skip these steps and load in the FPGA an image that contains a fully functional system that can be used for platform evalution. The first step of the quick evaluation process is to program the FPGA with the image provided in the lab files. Before the image can be loaded the Quartus II Web Edition tool or the Quartus II Programmer must be installed on your computer. To load the FPGA image you must first make sure that the USB cable is not connected to the CED1Z board. Connect the USB Blaster to the J6 connector of the CED1Z and power the board. Run the program_fpga.bat batch file located in the ADIEvalBoard/FPGA folder .
-====== uC-Probe Interface ======
+The Evaluation Board design presented on this page is different than the default design loaded on the ADAS3022EDZ. In order to use the design from this page, the Evaluation Board FPGA must be reprogrammed. To reprogram the FPGA on the Evaluation board, the following steps must be followed, AFTER the CED1Z FPGA has been programmed using program_fpga.bat:
-{{page>:resources:fpga:altera:ced1z:common_ucprobe}}
+  * 1. Connect the USB-Blaster to the P2 port
+  * 2. Start Quartus II, Start Tools ->Programmer
+  * 3. Select Mode Active Serial Programming
+  * 4. Press Add File and select EvalBoardFPGA/EvalBoardAdas3022.pof
+  * 5. Check Program/Configure and Press Start.
+  * 6. After the programming ends, power off the CED1Z and reprogramm it using program_fpga.bat as described above.
-===== Load and Run the Demonstration Project =====
+<WRAP round help> This is a one time operation, as the programming is done on a non volatile memory on the Evaluation Board. </WRAP>
-  * Click the **//Open//** option from the **uC-Probe** menu and select the file **//ADIEvalBoard/ucProbe/ADAS3022_Interface.wsp//**.
+In order to acquire data, follow the instructions in the //**Evaluation Project Data Acquisition**// section.
-{{:resources:fpga:altera:ced1z:ucprobeopen.png?400}}{{:resources:fpga:altera:ced1z:adas3022interfaceopen.png?400}}
+====== NIOS II Software Design ======
+{{page>:resources:fpga:altera:ced1z:common_software_design}}
-  * Before opening the interface **uC-Probe** will ask for a symbols file that must be associated with the interface. If the lab was done according to the steps provided in the **Quick Evaluation** section, select the file **//ADIEvalBoard/ucProbe/ADIEvalBoard.elf//** to be loaded as a symbol file, otherwise select the file **//ADIEvalBoard/FPGA/software/ADIEvalBoard/ADIEvalBoard.elf//** to be loaded as a symbol file.
-{{:resources:fpga:altera:ced1z:loadelfucprobe.png?400}}{{:resources:fpga:altera:ced1z:loadelfsoftware.png?400}}
-  * Run the demonstration project by pressing the **//Play//** button.
-{{ :resources:fpga:altera:bemicro:image081.png?300 }}
-  * Run the //**ADIEvalBoard/uCProbe/data_capture.bat**// script. A DOS command prompt window will open. This window must be closed only when the uCProbe demonstration project will be closed.
-====== Evaluation Project User Interface ======
-The following figure presents the uC-Probe interface that can be used for monitoring and controlling the operation of the EVAL-ADAS302xEDZ evaluation board.
+====== Evaluation Project Data Acquisition ======
-{{ :resources:fpga:altera:ced1z:adas3022interface.png?600 |Demonstration Project User Interface}}
-In order to capture data from the ADC using the uCProbe demonstration project the following steps must be performed:
+After the FPGA is correctly programmed the data acquisition process can start by executing the data_acquisition.bat script. The data acquisition is done at 1MSPS if the ADAS3022 is in warp mode or at 0.909MSPS if in normal mode.
-  * Make sure that the //**CED1Z FPGA**// is properly programmed and the USB Blaster is connected to the CED1Z board.
-  * Start **//uc/Probe//** application.
-  * Press **//Acquisition//** button. At this point 1 Mbyte of data will be acquired from the ADC and saved into the CED1Z SRAM memory. The **//Acquisition In Progress//** LED is lit to signal that the data is acquired from the ADC. When the data acquisition is complete the //**Acquisition Complete**// LED turns green.
-  * The data stored in the CED1Z SRAM memory is transfered to the PC through the JTAG-UART link provided by the USB Blaster. The **//Transfer In Progress//** LED is lit as long as the data is transferred from the CED1Z to the PC. Whe the data transfer is complete the //**Transfer Complete**// LED turns green.
-  * After the data is transferred to the PC it is converted to 2's Complement 16 bit values. The **//Processing Data In Progress//** LED is lit as long as the data conversion is performed. When the conversion is complete the //**Processing Data Complete**// LED turns green.
-  * The data captured from the ADC is saved into a comma separated values (.csv) file named **//Acquisition.csv//**, located in the same folder as the //**data_capture.bat**// file. While the data is saved the **//Writing File In Progress//** LED is lit. When the data write process is complete the //**Writing in File Complete**// LED turns green.
-  * The data capture status is also displayed in the opened command window as shown in the figure below.
-{{ :resources:fpga:altera:cedz:cmd_interface.png?500 |Demonstration Project Command Interface}}
+The ADAS3022 can be configured by editing the data_capture.tcl script, and configuring each bit of the CONFIGURATION register.
-  * A new acquisition can be started by reactivating the **//Acquisition//** button.
-  * After all the needed data is acquired the uCProbe program and the command window can be closed.
-//**Note:**// If several consecutive data acquisitions are performed the captured data is appended to the **//Acquisition.csv//** file.
+If the resulting csv file is opened with Microsoft Excel, the data will be displayed on a single column if the sequencer is disabled or on 8 columns if the basic sequencer is enabled. Each column represents a channel. If the ADAS3022 is configured to acquire less than 8 channels the remaining channels will have a constant value. For example, in the below picture, the ADAS3022 was configure to acquire data on 4 differential channels, a sine signal was applied on the first channel and the rest were left floating. In this case, the first column can be plotted as a sine wave, the next 3 have some noise on them, and the last 4 have a constant value of 0.
-====== Troubleshooting ======
+{{ :resources:fpga:altera:ced1z:4chan.png?800 | Plot of acquired data}}
-{{page>:resources:fpga:altera:ced1z:common_troubleshooting}}
+====== More information ======
+  * [[ez>community/fpga|ask questions about the FPGA reference design]]
+  * Example questions: {{rss>http://ez.analog.com/community/feeds/allcontent/atom?community=2061 5 author 1d}}

Wiki

Analog Devices Wiki

Differences

Analog Devices Wiki

Differences

Page Tools