This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
resources:fpga:altera:ced1z:adas3022 [07 Nov 2012 17:07] – [Overview] Andrei Cozma | resources:fpga:altera:ced1z:adas3022 [07 May 2018 14:09] – Removed testbench from the HDL folder description, as it's not available Adrian Costina | ||
---|---|---|---|
Line 11: | Line 11: | ||
The [[adi> | The [[adi> | ||
- | The **EVAL-ADAS302xEDZ** is an evaluation board for the ADAS302x | + | The **EVAL-ADAS3022EDZ** is an evaluation board for the ADAS3022 |
===== More information ===== | ===== More information ===== | ||
Line 47: | Line 47: | ||
| EvalBoardFPGA | Contains the reference project which is loaded on the EVAL-ADAS302xEDZ board. The ADAS3022.v file contains the main ADC driver module | | | EvalBoardFPGA | Contains the reference project which is loaded on the EVAL-ADAS302xEDZ board. The ADAS3022.v file contains the main ADC driver module | | ||
| FPGA | Contains all the files necessary to program the CED1Z board in order to evaluate the ADC. By executing the script // | | FPGA | Contains all the files necessary to program the CED1Z board in order to evaluate the ADC. By executing the script // | ||
- | | Hdl | Contains the source files for the ADAS3022 core : \\ - The //doc// subfolder contains a brief documentation for the core. \\ - The //src// subfolder contains the HDL source files. | + | | Hdl | Contains the source files for the ADAS3022 core : \\ - The //doc// subfolder contains a brief documentation for the core. \\ - The //src// subfolder contains the HDL source files. | |
| NiosCpu | Contains the CED1Z Quartus evaluation project source files . The //ip// subfolder contains the ADAS3022 SOPC component | | | NiosCpu | Contains the CED1Z Quartus evaluation project source files . The //ip// subfolder contains the ADAS3022 SOPC component | | ||
| Software | Contains the source files of the Nios2 SBT evaluation project | | | Software | Contains the source files of the Nios2 SBT evaluation project | | ||
Line 104: | Line 104: | ||
| AVALON_MASTER_WRITEDATA_O | OUT | 32 | Master write data bus | | | AVALON_MASTER_WRITEDATA_O | OUT | 32 | Master write data bus | | ||
| // | | // | ||
- | | BDB_IO | + | | BDB_IO |
| BBUSY_I | | BBUSY_I | ||
- | | BRD_N_O | + | | BRD_N_O |
- | | BWR_N_O | + | | BWR_N_O |
- | | BADDR_O | + | | BADDR_O |
| BRESET_O | | BRESET_O | ||
| **Table 2 Port description** | | **Table 2 Port description** | ||
Line 160: | Line 160: | ||
====== Quick Evaluation ====== | ====== Quick Evaluation ====== | ||
- | The next sections of this document present all the steps needed to create a fully functional project that can be used for evaluating the operation of the ADI platform. It is possible to skip these steps and load in the FPGA an image that contains a fully functional system that can be used for platform evalution. The first step of the quick evaluation process is to program the FPGA with the image provided in the lab files. Before the image can be loaded the Quartus II Web Edition tool or the Quartus II Programmer must be installed on your computer. To load the FPGA image you must first make sure that the USB cable is not connected to the CED1Z board. Connect the USB Blaster to the J6 connector of the CED1Z and power the board. Run the program_fpga.bat batch file located in the ADIEvalBoard/ | + | <note warning> After reprogramming the FPGA on the evaluation board for using the reference design you won't be able to revert to the standard evaluation programming file and you can only use the evaluation board for prototyping. |
+ | |||
+ | Before proceeding with this step, you should be satisfied with the evaluation results from the standard evaluation | ||
+ | The next sections of this document present all the steps needed to create a fully functional project that can be used for evaluating the operation of the ADI platform. It is possible to skip these steps and load in the FPGA an image that contains a fully functional system that can be used for platform evalution. The first step of the quick evaluation process is to program the FPGA with the image provided in the lab files. Before the image can be loaded the Quartus II Web Edition tool or the Quartus II Programmer must be installed on your computer. To load the FPGA image you must first make sure that the USB cable is not connected to the CED1Z board. Connect the USB Blaster to the J6 connector of the CED1Z and power the board. Run the program_fpga.bat batch file located in the ADIEvalBoard/ | ||
The Evaluation Board design presented on this page is different than the default design loaded on the ADAS3022EDZ. In order to use the design from this page, the Evaluation Board FPGA must be reprogrammed. To reprogram the FPGA on the Evaluation board, the following steps must be followed, AFTER the CED1Z FPGA has been programmed using program_fpga.bat: | The Evaluation Board design presented on this page is different than the default design loaded on the ADAS3022EDZ. In order to use the design from this page, the Evaluation Board FPGA must be reprogrammed. To reprogram the FPGA on the Evaluation board, the following steps must be followed, AFTER the CED1Z FPGA has been programmed using program_fpga.bat: | ||
Line 170: | Line 173: | ||
* 6. After the programming ends, power off the CED1Z and reprogramm it using program_fpga.bat as described above. | * 6. After the programming ends, power off the CED1Z and reprogramm it using program_fpga.bat as described above. | ||
- | <note> This is a one time operation, as the programming is done on a non volatile memory on the Evaluation Board. </note> | + | <WRAP round help> This is a one time operation, as the programming is done on a non volatile memory on the Evaluation Board. </WRAP> |
In order to acquire data, follow the instructions in the // | In order to acquire data, follow the instructions in the // |