Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:altera:bemicro:common [16 Sep 2011 15:23] – updated the pictures Andrei Cozmaresources:fpga:altera:bemicro:common [03 Jan 2013 20:42] (current) – external edit 127.0.0.1
Line 1: Line 1:
-====== NIOS II Software Design ====== 
- 
 This section presents the steps for developing a software application that will run on the **BeMicroSDK** system and will be used for controlling and monitoring the operation of the ADI evaluation board. This section presents the steps for developing a software application that will run on the **BeMicroSDK** system and will be used for controlling and monitoring the operation of the ADI evaluation board.
  
Line 8: Line 6:
 Launch the **Nios II SBT** from the **//Start -> All Programs -> Altera -> Nios II EDS 11.0 -> Nios II 11.0 Launch the **Nios II SBT** from the **//Start -> All Programs -> Altera -> Nios II EDS 11.0 -> Nios II 11.0
 Software Build Tools for Eclipse (SBT)//**. Software Build Tools for Eclipse (SBT)//**.
-<note tip>NOTE: Windows 7 users will need to right-click and select **//Run as administrator//**. Another method is to right-click and select **//Properties//** and click on the //**Compatibility**// tab and select the **//Run This Program As An Administrator//** checkbox, which will make this a permanent change.</note>+<WRAP tip>NOTE: Windows 7 users will need to right-click and select **//Run as administrator//**. Another method is to right-click and select **//Properties//** and click on the //**Compatibility**// tab and select the **//Run This Program As An Administrator//** checkbox, which will make this a permanent change.</WRAP>
  
 === 1. Initialize Eclipse workspace === === 1. Initialize Eclipse workspace ===
Line 64: Line 62:
   * During compilation, the code may have various levels of optimization which is a tradeoff between code size and performance. Change the **//Optimization level//** setting to **//Level 2//**   * During compilation, the code may have various levels of optimization which is a tradeoff between code size and performance. Change the **//Optimization level//** setting to **//Level 2//**
   * Since our software does not make use of C++, uncheck **//Support C++//**.   * Since our software does not make use of C++, uncheck **//Support C++//**.
 +  * Check the **//Reduced device drivers//** option
 +  * Check the **//Small C library//** option
   * Press **//Apply//** and **//OK//** to regenerate the BSP and close the **//Properties//** window.   * Press **//Apply//** and **//OK//** to regenerate the BSP and close the **//Properties//** window.
  
Line 139: Line 139:
   * Change the configuration name to **//BeMicroSDK//** and click **//Apply//**.   * Change the configuration name to **//BeMicroSDK//** and click **//Apply//**.
   * On the **//Target Connection//** tab, press the **//Refresh Connections//** button. You may need to expand the window or scroll to the right to see this button.   * On the **//Target Connection//** tab, press the **//Refresh Connections//** button. You may need to expand the window or scroll to the right to see this button.
-  * Select the **//jtag_uart_1//** as the **//Byte Stream Device//** for //stdio//.+  * Select the **//jtag_uart//** as the **//Byte Stream Device//** for //stdio//. 
 +  * Check the **//Ignore mismatched system ID option//**. 
 +  * Check the **//Ignore mismatched system timestamp option//**.
  
 {{:resources:fpga:altera:bemicro:eclipserunconfig.png?400}} {{:resources:fpga:altera:bemicro:eclipserunconfig.png?400}}
 {{:resources:fpga:altera:bemicro:image059.png?400}} {{:resources:fpga:altera:bemicro:image059.png?400}}
  
-{{ :resources:fpga:altera:bemicro:image061.png?500 }}+{{ :resources:fpga:altera:bemicro:ignoreid.png?500 }}
  
 === 3. Run the Software Project on the Target === === 3. Run the Software Project on the Target ===
Line 156: Line 158:
 {{ :resources:fpga:altera:bemicro:image063.png?400 }} {{ :resources:fpga:altera:bemicro:image063.png?400 }}
  
-<note>The code size and start address might be different than the ones displayed in the above screenshot.</note>+<WRAP round help>The code size and start address might be different than the ones displayed in the above screenshot.</WRAP>
  
  
resources/fpga/altera/bemicro/common.1316179400.txt.gz · Last modified: 16 Sep 2011 15:23 by Andrei Cozma

Page Tools