Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:altera:bemicro:common [15 Sep 2011 15:47] – removed a section Andrei Cozmaresources:fpga:altera:bemicro:common [03 Jan 2013 20:42] (current) – external edit 127.0.0.1
Line 1: Line 1:
-====== NIOS II Software Design ====== 
- 
 This section presents the steps for developing a software application that will run on the **BeMicroSDK** system and will be used for controlling and monitoring the operation of the ADI evaluation board. This section presents the steps for developing a software application that will run on the **BeMicroSDK** system and will be used for controlling and monitoring the operation of the ADI evaluation board.
  
Line 8: Line 6:
 Launch the **Nios II SBT** from the **//Start -> All Programs -> Altera -> Nios II EDS 11.0 -> Nios II 11.0 Launch the **Nios II SBT** from the **//Start -> All Programs -> Altera -> Nios II EDS 11.0 -> Nios II 11.0
 Software Build Tools for Eclipse (SBT)//**. Software Build Tools for Eclipse (SBT)//**.
-<note tip>NOTE: Windows 7 users will need to right-click and select **//Run as administrator//**. Another method is to right-click and select **//Properties//** and click on the //**Compatibility**// tab and select the **//Run This Program As An Administrator//** checkbox, which will make this a permanent change.</note>+<WRAP tip>NOTE: Windows 7 users will need to right-click and select **//Run as administrator//**. Another method is to right-click and select **//Properties//** and click on the //**Compatibility**// tab and select the **//Run This Program As An Administrator//** checkbox, which will make this a permanent change.</WRAP>
  
 === 1. Initialize Eclipse workspace === === 1. Initialize Eclipse workspace ===
  
-  * When Eclipse first launches, a dialog box appears asking what directory it should use for its workspace. It is useful to have a separate Eclipse workspace associated with each hardware project that is created in SOPC Builder. Browse to the **//ADIEvalBoardsLab//** directory and click //**Make New Folder**// to create a folder for the software project. Name the new folder “//**eclipse_workspace**//”. After selecting the workspace directory, click **//OK//** and Eclipse will launch and the workbench will appear in the **//Nios II//** perspective.+  * When Eclipse first launches, a dialog box appears asking what directory it should use for its workspace. It is useful to have a separate Eclipse workspace associated with each hardware project that is created in SOPC Builder. Browse to the **//ADIEvalBoardLab//** directory and click //**Make New Folder**// to create a folder for the software project. Name the new folder “//**eclipse_workspace**//”. After selecting the workspace directory, click **//OK//** and Eclipse will launch and the workbench will appear in the **//Nios II//** perspective.
  
-{{:resources:fpga:altera:bemicro:image023.png?350}}{{:resources:fpga:altera:bemicro:image022.jpg?350}}+{{ :resources:fpga:altera:bemicro:eclipseworkspace.png?500 }}
  
 === 2. Create a new software project in the SBT === === 2. Create a new software project in the SBT ===
Line 23: Line 21:
  
   * Click the **//Browse//** button in the **//SOPC Information File Name//** dialog box.   * Click the **//Browse//** button in the **//SOPC Information File Name//** dialog box.
-  * Select the **//uC.sopcinfo//** file located in the **//ADIEvalBoardsLab/FPGA//** directory. +  * Select the **//uC.sopcinfo//** file located in the **//ADIEvalBoardLab/FPGA//** directory. 
-  * Set the name of the Application project to “**//ADIEvalBoardsDemo//**”.+  * Set the name of the Application project to “**//ADIEvalBoard//**”.
   * Select the **//Blank Project//** template under **//Project template//**.   * Select the **//Blank Project//** template under **//Project template//**.
   * Click the **//Finish//** button.   * Click the **//Finish//** button.
  
-{{ :resources:fpga:altera:bemicro:image027.png?400 }}+{{ :resources:fpga:altera:bemicro:eclipseblankproject.png?400 }}
  
 The tool will create two new software project directories. Each Nios II application has 2 project directories in the Eclipse workspace. The tool will create two new software project directories. Each Nios II application has 2 project directories in the Eclipse workspace.
Line 34: Line 32:
   * The second is the **//Board Support Package (BSP)//** project associated with the main application software project. This project will build the system library drivers for the specific SOPC system. This project inherits the name from the main software project and appends “**//_bsp//**” to that.   * The second is the **//Board Support Package (BSP)//** project associated with the main application software project. This project will build the system library drivers for the specific SOPC system. This project inherits the name from the main software project and appends “**//_bsp//**” to that.
  
-{{ :resources:fpga:altera:bemicro:image029.png?300 }}+{{ :resources:fpga:altera:bemicro:eclipseprojects.png?300 }}
  
 Since you chose the blank project template, there are no source files in the application project directory at this time. The BSP contains a directory of software drivers as well as a system.h header file, system initialization source code and other software infrastructure. Since you chose the blank project template, there are no source files in the application project directory at this time. The BSP contains a directory of software drivers as well as a system.h header file, system initialization source code and other software infrastructure.
Line 42: Line 40:
  
   * Configure the board support package to specify the properties of this software system by using the **//BSP Editor//** tool. These properties include what interface should be used for //stdio// and //stderr// messages, the memory in which stack and heap should be allocated and whether an operating system or network stack should be included with this BSP.   * Configure the board support package to specify the properties of this software system by using the **//BSP Editor//** tool. These properties include what interface should be used for //stdio// and //stderr// messages, the memory in which stack and heap should be allocated and whether an operating system or network stack should be included with this BSP.
-  * Right click on the **//ADIEvalBoardsDemo_bsp//** project and select **//Nios II -> BSP Editor…//** from the right-click menu.+  * Right click on the **//ADIEvalBoard_bsp//** project and select **//Nios II -> BSP Editor…//** from the right-click menu.
  
-{{ :resources:fpga:altera:bemicro:image031.png?400 }}+{{ :resources:fpga:altera:bemicro:eclipsebspmenu.png?400 }}
  
 The software project provided in this lab does not make use of an operating system. All //stdout//, //stdin// and //stderr// messages will be directed to the //jtag_uart//. The software project provided in this lab does not make use of an operating system. All //stdout//, //stdin// and //stderr// messages will be directed to the //jtag_uart//.
Line 60: Line 58:
  
 In addition to the board support package settings configured using the **//BSP Editor//**, there are other compilation settings managed by the Eclipse environment such as compiler flags and optimization level. In addition to the board support package settings configured using the **//BSP Editor//**, there are other compilation settings managed by the Eclipse environment such as compiler flags and optimization level.
-  * Right click on the **//ADIEvalBoardsDemo_bsp//** software project and select **//Properties//** from the right-click menu.+  * Right click on the **//ADIEvalBoard_bsp//** software project and select **//Properties//** from the right-click menu.
   * On the left-hand menu, select **//Nios II BSP Properties//**.   * On the left-hand menu, select **//Nios II BSP Properties//**.
   * During compilation, the code may have various levels of optimization which is a tradeoff between code size and performance. Change the **//Optimization level//** setting to **//Level 2//**   * During compilation, the code may have various levels of optimization which is a tradeoff between code size and performance. Change the **//Optimization level//** setting to **//Level 2//**
   * Since our software does not make use of C++, uncheck **//Support C++//**.   * Since our software does not make use of C++, uncheck **//Support C++//**.
 +  * Check the **//Reduced device drivers//** option
 +  * Check the **//Small C library//** option
   * Press **//Apply//** and **//OK//** to regenerate the BSP and close the **//Properties//** window.   * Press **//Apply//** and **//OK//** to regenerate the BSP and close the **//Properties//** window.
  
-{{ :resources:fpga:altera:bemicro:image035.png?500 }}+{{ :resources:fpga:altera:bemicro:eclipsebspproperties.png?500 }}
  
 ===== Add source code to the project ===== ===== Add source code to the project =====
  
-In Windows Explorer locate the project directory which contains a directory called **//Software//**. In Windows Explorer select all the files and directories from the **//Software//** folder and drag and drop them into the Eclipse software project **//ADIEvalBoardsDemo//**.+In Windows Explorer locate the project directory which contains a directory called **//Software//**. In Windows Explorer select all the files and directories from the **//Software//** folder and drag and drop them into the Eclipse software project **//ADIEvalBoard//**.
  
-  * Select all the files and folders and drag them over the **//ADIEvalBoardsDemo//** project in the SBT window and drop the files onto the project folder.+  * Select all the files and folders and drag them over the **//ADIEvalBoard//** project in the SBT window and drop the files onto the project folder.
  
-{{ :resources:fpga:altera:bemicro:image037.png?500 }}+{{ :resources:fpga:altera:bemicro:eclipsecopyfiles.png?600 }}
  
   * A dialog box will appear to select the desired operation. Select the option **//Copy files and folders//** and press **//OK//**.   * A dialog box will appear to select the desired operation. Select the option **//Copy files and folders//** and press **//OK//**.
Line 82: Line 82:
   * This should cause the source files to be physically copied into the file system location of the software project directory and register these source files within the Eclipse workspace so that they appear in the Project Explorer file listing.   * This should cause the source files to be physically copied into the file system location of the software project directory and register these source files within the Eclipse workspace so that they appear in the Project Explorer file listing.
  
-{{ :resources:fpga:altera:bemicro:image041.png?300 }}+{{ :resources:fpga:altera:bemicro:eclipseprojectfiles.png?300 }}
  
 ===== Configure Application Project Build Properties ===== ===== Configure Application Project Build Properties =====
  
-Just as you configured the optimization level for the BSP project, you should set the optimization level for the application software project **//ADIEvalBoardsDemo//** as well. +Just as you configured the optimization level for the BSP project, you should set the optimization level for the application software project **//ADIEvalBoard//** as well. 
-  * Right click on the **//ADIEvalBoardsDemo//** software project and select **//Properties//** from the right-click menu.+  * Right click on the **//ADIEvalBoard//** software project and select **//Properties//** from the right-click menu.
   * On the left-hand menu, select the **//Nios II Application Properties//** tab   * On the left-hand menu, select the **//Nios II Application Properties//** tab
   * Change the **//Optimization level//** setting to **//Level 2//**.   * Change the **//Optimization level//** setting to **//Level 2//**.
   * Press **//Apply//** and **//OK//** to save the changes.   * Press **//Apply//** and **//OK//** to save the changes.
  
-{{ :resources:fpga:altera:bemicro:image043.png?500 }}+{{ :resources:fpga:altera:bemicro:eclipseprojproperties.png?500 }}
  
 ===== Define Application Include Directories ===== ===== Define Application Include Directories =====
Line 100: Line 100:
   * Click the **//Ctrl//** and **//A//** keys to select all the text. Click the //**Ctrl**// and **//C//** keys to copy all the text.   * Click the **//Ctrl//** and **//A//** keys to select all the text. Click the //**Ctrl**// and **//C//** keys to copy all the text.
  
-{{ :resources:fpga:altera:bemicro:image045.png?400 }}+{{ :resources:fpga:altera:bemicro:eclipsemyinclude.png?400 }}
  
   * Double click on **//Makefile//** to open the file.    * Double click on **//Makefile//** to open the file. 
   * If you see the message shown here about resources being out of sync, right click on the **//Makefile//** and select **//Refresh//**.   * If you see the message shown here about resources being out of sync, right click on the **//Makefile//** and select **//Refresh//**.
  
-{{ :resources:fpga:altera:bemicro:image048.gif?400 }}+{{ :resources:fpga:altera:bemicro:eclipsemakefileoutofdate.png?400 }}
  
   * Select the line **APP_INCLUDE_DIRS :=**   * Select the line **APP_INCLUDE_DIRS :=**
Line 121: Line 121:
 === 1. Build the Application and BSP Projects === === 1. Build the Application and BSP Projects ===
  
-  * Right click the **//ADIEvalBoardsDemo_bsp//** software project and choose **//Build Project//** to build the board support package. +  * Right click the **//ADIEvalBoard_bsp//** software project and choose **//Build Project//** to build the board support package. 
-  * When that build completes, right click the **//ADIEvalBoardsDemo//** application software project and choose **//Build Project//** to build the Nios II application.+  * When that build completes, right click the **//ADIEvalBoard//** application software project and choose **//Build Project//** to build the Nios II application.
  
-These 2 steps will compile and build the associated board support package, then the actual application software project itself. The result of the compilation process will be an //Executable and Linked Format (.elf)// file for the application, the **//ADIEvalBoardsDemo.elf//** file.+These 2 steps will compile and build the associated board support package, then the actual application software project itself. The result of the compilation process will be an //Executable and Linked Format (.elf)// file for the application, the **//ADIEvalBoard.elf//** file.
  
-{{:resources:fpga:altera:bemicro:image053.png?400}}  {{:resources:fpga:altera:bemicro:image056.jpg?400}}+{{:resources:fpga:altera:bemicro:eclipsebuildbsp.png?400}} 
 +{{:resources:fpga:altera:bemicro:eclipsebuildproj.png?400}}
  
 === 2. Verify the Board Connection === === 2. Verify the Board Connection ===
Line 132: Line 133:
 The **BeMicroSDK** hardware is designed with a //System ID// peripheral. This peripheral is assigned a unique value based on when the hardware design was last modified in the SOPC Builder tool. SOPC Builder also places this information in the //.sopcinfo// hardware description file. The BSP is built based on the information in the //.sopcinfo// file.  The **BeMicroSDK** hardware is designed with a //System ID// peripheral. This peripheral is assigned a unique value based on when the hardware design was last modified in the SOPC Builder tool. SOPC Builder also places this information in the //.sopcinfo// hardware description file. The BSP is built based on the information in the //.sopcinfo// file. 
  
-  * Select the **//ADIEvalBoardsDemo//** application software project.+  * Select the **//ADIEvalBoard//** application software project.
   * Select **//Run -> Run Configurations…//**   * Select **//Run -> Run Configurations…//**
   * Select the **//Nios II Hardware//** configuration type.   * Select the **//Nios II Hardware//** configuration type.
Line 138: Line 139:
   * Change the configuration name to **//BeMicroSDK//** and click **//Apply//**.   * Change the configuration name to **//BeMicroSDK//** and click **//Apply//**.
   * On the **//Target Connection//** tab, press the **//Refresh Connections//** button. You may need to expand the window or scroll to the right to see this button.   * On the **//Target Connection//** tab, press the **//Refresh Connections//** button. You may need to expand the window or scroll to the right to see this button.
-  * Select the **//jtag_uart_1//** as the **//Byte Stream Device//** for //stdio//. +  * Select the **//jtag_uart//** as the **//Byte Stream Device//** for //stdio//. 
-  * Check the **//Ignore mismatched system ID//** option. +  * Check the **//Ignore mismatched system ID option//**. 
-  * Check the //**Ignore mismatched system timestamp**// option.+  * Check the **//Ignore mismatched system timestamp option//**.
  
-{{:resources:fpga:altera:bemicro:image058.jpg?400}} +{{:resources:fpga:altera:bemicro:eclipserunconfig.png?400}}
 {{:resources:fpga:altera:bemicro:image059.png?400}} {{:resources:fpga:altera:bemicro:image059.png?400}}
  
-{{ :resources:fpga:altera:bemicro:image061.png?500 }}+{{ :resources:fpga:altera:bemicro:ignoreid.png?500 }}
  
 === 3. Run the Software Project on the Target === === 3. Run the Software Project on the Target ===
Line 157: Line 158:
 {{ :resources:fpga:altera:bemicro:image063.png?400 }} {{ :resources:fpga:altera:bemicro:image063.png?400 }}
  
-<note>The code size and start address might be different than the ones displayed in the above screenshot.</note>+<WRAP round help>The code size and start address might be different than the ones displayed in the above screenshot.</WRAP>
  
  
resources/fpga/altera/bemicro/common.1316094446.txt.gz · Last modified: 15 Sep 2011 15:47 by Andrei Cozma

Page Tools