This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
resources:fpga:altera:bemicro:cn0178 [05 Oct 2011 09:31] – created Dragos Bogdan | resources:fpga:altera:bemicro:cn0178 [26 Jan 2021 01:22] (current) – update arrow links after their web site update Robin Getz | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== CN0178: Software-Calibrated, | + | ====== |
+ | ===== Supported Devices ===== | ||
+ | |||
+ | * [[adi> | ||
+ | * [[adi> | ||
+ | |||
+ | ===== Reference Circuits ===== | ||
+ | |||
+ | * [[adi> | ||
====== Overview ====== | ====== Overview ====== | ||
- | This lab presents the steps to setup an environment for using the **[[adi> | + | This lab presents the steps to setup an environment for using the **[[adi> |
{{ : | {{ : | ||
- | For component evaluation and performance purposes, as opposed to quick prototyping, | + | {{page>common_sdp}} |
- | * a controller board, like the **[[resources/ | + | |
- | * an compatible Analog Devices SDP [[adi>sdp# | + | |
- | * corresponding PC software | + | |
- | The EVAL-SDP-CB1Z controller board is part of Analog Devices SDP providing USB 2.0 high-speed connectivity to a PC computer running specific component evaluation software. | + | |
Below is presented a picture of **SDP-B** Controller Board with the **EVAL-CN0178-SDPZ** Evaluation Board. | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-CN0178-SDPZ** Evaluation Board. | ||
Line 25: | Line 29: | ||
The [[adi> | The [[adi> | ||
- | The **EVAL-CN0178C-SDP** board contains the circuit to be evaluated, as described in this note. To power the EVAL-CN0178C-SDP evaluation board supply +6V between the +6 V and GND inputs. | + | The **EVAL-CN0178-SDP** board contains the circuit to be evaluated, as described in this note. To power the EVAL-CN0178C-SDP evaluation board supply +6V between the +6 V and GND inputs. |
===== More information ===== | ===== More information ===== | ||
Line 31: | Line 35: | ||
* [[adi> | * [[adi> | ||
* [[adi> | * [[adi> | ||
- | * [[adi>/ | + | * [[adi> |
- | * [[http://www.arrownac.com/solutions/ | + | * [[https://www.intel.com/content/ |
* [[http:// | * [[http:// | ||
- | * [[http:// | + | * [[http:// |
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 44: | Line 48: | ||
Below is presented the list of required hardware items: | Below is presented the list of required hardware items: | ||
- | * Arrow Electronics [[http://www.arrow.com/bemicrosdk/|BeMicro SDK]] FPGA-based MCU Evaluation Board | + | * Arrow Electronics [[https://www.intel.com/content/www/ |
- | * [[http:// | + | * [[adi> |
* **EVAL-CN0178-SDPZ** evaluation board | * **EVAL-CN0178-SDPZ** evaluation board | ||
* Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | ||
Line 55: | Line 59: | ||
* [[http:// | * [[http:// | ||
* [[https:// | * [[https:// | ||
- | * [[http:// | + | * [[http:// |
- | * {{: | + | |
The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | The **Quartus II** design software and the **Nios II EDS** is available via the Altera Complete Design Suite DVD or by downloading from the web. | ||
- | The **Micrium uC/Probe Trial** version is available via download from the web at [[http:// | + | The **Micrium uC/Probe Trial** version |
+ | ===== Downloads ===== | ||
+ | * {{: | ||
===== Extract the Lab Files ===== | ===== Extract the Lab Files ===== | ||
Line 73: | Line 77: | ||
{{page> | {{page> | ||
+ | ====== Quick Evaluation ====== | ||
{{page> | {{page> | ||
+ | ====== FPGA Design ====== | ||
{{page> | {{page> | ||
+ | ====== NIOS II Software Design ====== | ||
{{page> | {{page> | ||
Line 141: | Line 148: | ||
**Section C** is used to store the calibration data and to display the calculated information. The calibration is performed by applying four known signal levels to the ADL5902 and measuring the corresponding output codes from the ADC. The calibration points chosen should be within the linear operating range of the device. In this example, calibration points at 10 dBm, 0 dBm, −10 dBm, and −20 dBm were used. | **Section C** is used to store the calibration data and to display the calculated information. The calibration is performed by applying four known signal levels to the ADL5902 and measuring the corresponding output codes from the ADC. The calibration points chosen should be within the linear operating range of the device. In this example, calibration points at 10 dBm, 0 dBm, −10 dBm, and −20 dBm were used. | ||
- | <note> | + | <WRAP round help> |
User has to add manually ADC Code and Input Power for each signal, in the Calibration Data section. Frequency and temperature are optional. Slope and Intercept are calculated by the interface. | User has to add manually ADC Code and Input Power for each signal, in the Calibration Data section. Frequency and temperature are optional. Slope and Intercept are calculated by the interface. | ||
- | </note> | + | </WRAP> |
The SLOPE and INTERCEPT calibration coefficients are calculated using the equations: | The SLOPE and INTERCEPT calibration coefficients are calculated using the equations: | ||
Line 159: | Line 166: | ||
In order to retrieve the appropriate SLOPE and INTERCEPT calibration coefficients during circuit operation, the observed CODE from the ADC must be compared to CODE_1, CODE_2, CODE_3, and CODE_4. For example if the CODE from the ADC is between CODE_1 and CODE_2, then the SLOPE1 and INTERCEPT1 should be used. | In order to retrieve the appropriate SLOPE and INTERCEPT calibration coefficients during circuit operation, the observed CODE from the ADC must be compared to CODE_1, CODE_2, CODE_3, and CODE_4. For example if the CODE from the ADC is between CODE_1 and CODE_2, then the SLOPE1 and INTERCEPT1 should be used. | ||
- | <note> | + | <WRAP round help> |
The interface chooses the slope and intercept for each ADC code and calculates the Power. For the error to be calculated, it is necessary to add manually the Input Power. Frequency and temperature are optional. | The interface chooses the slope and intercept for each ADC code and calculates the Power. For the error to be calculated, it is necessary to add manually the Input Power. Frequency and temperature are optional. | ||
- | </note> | + | </WRAP> |
{{page> | {{page> | ||
- |