This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:xud1a:user-guide [16 May 2022 17:05] – updated image, added support links Sam Ringwood | resources:eval:user-guides:xud1a:user-guide [19 May 2023 20:01] (current) – [Software/Digital Control] Sam Ringwood | ||
---|---|---|---|
Line 7: | Line 7: | ||
{{ : | {{ : | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
+ | |||
+ | {{ : | ||
+ | <WRAP centeralign> | ||
---- | ---- | ||
Line 24: | Line 27: | ||
* ADXUD1AEBZ Rev. D Design: | * ADXUD1AEBZ Rev. D Design: | ||
* {{ : | * {{ : | ||
+ | * {{ : | ||
* Interposer Board Rev. A Design: | * Interposer Board Rev. A Design: | ||
* {{ : | * {{ : | ||
+ | * {{ : | ||
+ | * Interposer Board Rev. B Design: | ||
+ | * {{ : | ||
+ | * {{ : | ||
===== Hardware ===== | ===== Hardware ===== | ||
Line 44: | Line 52: | ||
===== Software/ | ===== Software/ | ||
- | === SDP Control === | ||
- | * [[http:// | ||
- | * {{ : | ||
- | * [[adi> | ||
- | |||
=== PMOD Control === | === PMOD Control === | ||
* Two 14-pin PMOD cables ([[https:// | * Two 14-pin PMOD cables ([[https:// | ||
Line 56: | Line 59: | ||
* [[https:// | * [[https:// | ||
* [[https:// | * [[https:// | ||
+ | |||
+ | === SDP Control === | ||
+ | * [[http:// | ||
+ | * {{ : | ||
+ | * {{ {{ : | ||
+ | < | ||
+ | * [[adi> | ||
=== Software === | === Software === | ||
Line 79: | Line 89: | ||
{{ : | {{ : | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
===== LO Signal Chain ===== | ===== LO Signal Chain ===== | ||
Line 86: | Line 96: | ||
By default, the board populates C165 for an external LO source with C61 not installed. The user can remove C165 and re-install on the C61 pad to enabled use of the ADF4371. When using the onboard ADF4371, the default reference is the onboard VCXO with C372 installed and C373 not installed. The user can remove C372 and re-install on the C373 pad to enabled use of the external reference port J3. | By default, the board populates C165 for an external LO source with C61 not installed. The user can remove C165 and re-install on the C61 pad to enabled use of the ADF4371. When using the onboard ADF4371, the default reference is the onboard VCXO with C372 installed and C373 not installed. The user can remove C372 and re-install on the C373 pad to enabled use of the external reference port J3. | ||
+ | < | ||
===== Digital Control ===== | ===== Digital Control ===== | ||
==== PMOD Pinout ==== | ==== PMOD Pinout ==== | ||
- | The digital input signals are intended to be 1.8V logic while the [[adi> | + | The digital input signals are intended to be 1.8V logic while the [[adi> |
{{ : | {{ : | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
==== Interposer Board ==== | ==== Interposer Board ==== | ||
Line 97: | Line 108: | ||
{{ : | {{ : | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
- | {{ : | + | ==== Control Logic ==== |
- | <WRAP centeralign> | + | The PMOD inputs are fed to a buffer and logic network for simplified board control and quick switching time. |
+ | |||
+ | {{ : | ||
+ | <WRAP centeralign> | ||
+ | |||
+ | |||
+ | ^ Channel ^ Mode ^ TXRX0 ^ TXRX1 ^ TXRX2 ^ TXRX3 ^ Rx Gain Mode ^ | ||
+ | | | ||
+ | | ::: | ||
+ | | ::: | ||
+ | | | ||
+ | | ::: | ||
+ | | ::: | ||
+ | | | ||
+ | | ::: | ||
+ | | ::: | ||
+ | | | ||
+ | | ::: | ||
+ | | ::: | ||
+ | <WRAP centeralign> | ||
+ | |||
+ | ^ ADF4371 Output | ||
+ | | 8 - 16 GHz | 1 | | ||
+ | | 16 - 32 GHz | 0 | | ||
+ | <WRAP centeralign> | ||
====== Evaluation ====== | ====== Evaluation ====== | ||
===== Software Control ===== | ===== Software Control ===== | ||
There are two methods to control the XUD1A board using the interposer board. Either over the FMC connector using the ZCU102 FPGA or over the SDP connector using a SDP-S controller. Limited functionality is available using the SDP-s controller, but a user has the basic ability to program the state of XUD1A (TX, RX Low Gain, RX High Gain) using the SPD-S controller. | There are two methods to control the XUD1A board using the interposer board. Either over the FMC connector using the ZCU102 FPGA or over the SDP connector using a SDP-S controller. Limited functionality is available using the SDP-s controller, but a user has the basic ability to program the state of XUD1A (TX, RX Low Gain, RX High Gain) using the SPD-S controller. | ||
- | |||
- | < | ||
===== Standalone Python Application ===== | ===== Standalone Python Application ===== | ||
Line 116: | Line 149: | ||
[[resources/ | [[resources/ | ||
- | [[resources/eval/developer-kits/x-band-dev-kit|X Band Development Platform]] | + | [[:resources:eval:user-guides:x-band-platform|X Band Development Platform]] |
+ | |||