Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:eval:user-guides:x-band-platform [23 May 2022 13:38] – Sam Ringwoodresources:eval:user-guides:x-band-platform [28 Nov 2023 15:27] (current) – [Support] Brandon Lopez
Line 15: Line 15:
 {{analogTV>6186691801001}} {{analogTV>6186691801001}}
  
 +
 +----
  
 ===== Features ===== ===== Features =====
Line 57: Line 59:
  
 ====== General Description ====== ====== General Description ======
-This user guide serves as the main source of information for system engineers and software developers using the X-Band Phased Array Development Platform. The target application is phased array radars, electronic warfare, and ground-based SATCOM, specifically a 32-channel transmit/16 receive hybrid beamforming phased array phased array at X-Band (8 GHz to 12 GHz). +This user guide serves as the main source of information for system engineers and software developers using the X-Band Phased Array Development Platform. The target application is phased array radars, electronic warfare, and ground-based SATCOM, specifically a 32-channel transmit/32 receive hybrid beamforming phased array phased array at X-Band (8 GHz to 12 GHz). 
  
 The system platform highlights a complete system solution. It is intended as a testbed for demonstrating phased array system level calibrations, hybrid beam forming (analog/digital) algorithms, and other signal processing algorithms. The board is designed to mate with a [[xilinx>ZCU102]] Evaluation Board from Xilinx®, which features the Zynq® UltraScale+™ ZU9EG FPGA, with provided reference software and HDL code. The system platform highlights a complete system solution. It is intended as a testbed for demonstrating phased array system level calibrations, hybrid beam forming (analog/digital) algorithms, and other signal processing algorithms. The board is designed to mate with a [[xilinx>ZCU102]] Evaluation Board from Xilinx®, which features the Zynq® UltraScale+™ ZU9EG FPGA, with provided reference software and HDL code.
Line 66: Line 68:
 ---- ----
  
-====== Requirements ======+ 
 +====== User Resources ======
 ===== Hardware ===== ===== Hardware =====
-  * [[adi>eval-ad9081|AD9081-FMCA-EBZ]] +  * [[/resources/eval/user-guides/x-band-platform/hardware |Hardware]] 
-  * [[resources/eval/user-guides/xud1a| ADXUD1AEBZ]]  +===== Software ===== 
-  * [[resources/eval/user-guides/stingray| ADAR1000EVAL1Z]] +  * [[/resources/eval/user-guides/x-band-platform/Software |Software]] 
-  * [[xilinx>products/boards-and-kits/ek-u1-zcu102-g.html|ZCU102 FPGA]] + 
 +---- 
 + 
  
-===== Related Documents =====+====== Related Documents ======
  
  
 ==== Publications ==== ==== Publications ====
-  * Placeholder+  * [[adi>en/technical-articles/hybrid-beamforming-receiver-dynamic-range.html|Hybrid Beamforming Receiver Dynamic Range Theory to Practice]]
  
 ==== Related Part Pages ==== ==== Related Part Pages ====
Line 99: Line 104:
  
 ====== Support ====== ====== Support ======
-For additional questions or support, please visit the Engineering Zone forum at [[ez>ADEF]]. +For additional questions or support, please visit the Engineering Zone forum at [[ez>adef-system-platforms/|ADEF]]. 
  
 ---- ----
resources/eval/user-guides/x-band-platform.1653305917.txt.gz · Last modified: 23 May 2022 13:38 by Sam Ringwood

Page Tools