Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
resources:eval:user-guides:ad-fmcomms2-ebz:software:matlab_bsp [03 Jan 2021 21:46] – fix links Robin Getzresources:eval:user-guides:ad-fmcomms2-ebz:software:matlab_bsp [09 Jan 2021 00:32] (current) – user interwiki links Robin Getz
Line 1: Line 1:
 ====== Analog Devices BSP for MathWorks HDL Workflow Advisor ====== ====== Analog Devices BSP for MathWorks HDL Workflow Advisor ======
  
-<note warning>MATLAB and Simulink support have been migrated to the new ADI Toolboxes. This page is kept for legacy reasons. Please migrate to the new [[https://wiki.analog.com/resources/tools-software/transceiver-toolbox|Transceiver Toolbox]]</note>+<note warning>MATLAB and Simulink support have been migrated to the new ADI Toolboxes. This page is kept for legacy reasons. Please migrate to the new [[/resources/tools-software/transceiver-toolbox|Transceiver Toolbox]]</note>
  
 The Analog Devices BSP for MathWorks HDL Workflow Advisor is a collection of board definitions and reference designs that provide to the MathWorks HDL Workflow Advisor support to:  The Analog Devices BSP for MathWorks HDL Workflow Advisor is a collection of board definitions and reference designs that provide to the MathWorks HDL Workflow Advisor support to: 
Line 7: Line 7:
   * Automatically insert the generated IPs into the Analog Devices Vivado HDL reference designs    * Automatically insert the generated IPs into the Analog Devices Vivado HDL reference designs 
  
-The Analog Devices BSP is based on the [[http://www.mathworks.com/help/hdlcoder/ug/board-and-reference-design-system.html | MathWorks Board and Reference Design Registration System]].+The Analog Devices BSP is based on the [[mw>help/hdlcoder/ug/board-and-reference-design-system.html | MathWorks Board and Reference Design Registration System]].
  
 ===== Supported platforms ===== ===== Supported platforms =====
Line 17: Line 17:
 ===== Functionality ===== ===== Functionality =====
  
-The [[http://www.mathworks.com/help/hdlcoder/examples/getting-started-with-hardware-software-codesign-workflow-for-xilinx-zynq-platform.html | MathWorks HDL Workflow Advisor]] enables users to automatically generate HDL code from a Simulink model. The user can choose from a selection of several different Target Workflows, including “ASIC/FPGA”, “FPGA-In-The-Loop”, and “IP Core Generation”. Target Platform selections include Xilinx Evaluation Boards and Altera Evaluation Boards as well as other custom evaluation boards. +The [[mw>help/hdlcoder/examples/getting-started-with-hardware-software-codesign-workflow-for-xilinx-zynq-platform.html | MathWorks HDL Workflow Advisor]] enables users to automatically generate HDL code from a Simulink model. The user can choose from a selection of several different Target Workflows, including “ASIC/FPGA”, “FPGA-In-The-Loop”, and “IP Core Generation”. Target Platform selections include Xilinx Evaluation Boards and Altera Evaluation Boards as well as other custom evaluation boards. 
  
 The Analog Devices BSP for HDL Workflow Advisor extends the set of Target Workflows for IP Core Generation with the Analog Devices boards listed in the //Supported Platforms// section. The BSP consists of a set of board definitions that specify all the characteristics needed by the HDL Workflow Advisor to be able to incorporate a board in the code generation flow, as well as a set of Xilinx Vivado reference designs that are used by the Workflow Advisor to automatically insert the generated IPs into the Vivado designs. All the Analog  The Analog Devices BSP for HDL Workflow Advisor extends the set of Target Workflows for IP Core Generation with the Analog Devices boards listed in the //Supported Platforms// section. The BSP consists of a set of board definitions that specify all the characteristics needed by the HDL Workflow Advisor to be able to incorporate a board in the code generation flow, as well as a set of Xilinx Vivado reference designs that are used by the Workflow Advisor to automatically insert the generated IPs into the Vivado designs. All the Analog 
Line 81: Line 81:
  
 <WRAP round download 85%> <WRAP round download 85%>
-[[http://www.mathworks.com/matlabcentral/fileexchange/40447-hdl-coder-support-package-for-xilinx-zynq-7000-platform | MathWorks HDL Coder Support Package for Xilinx Zynq-7000 Platform]]+[[mw>matlabcentral/fileexchange/40447-hdl-coder-support-package-for-xilinx-zynq-7000-platform | MathWorks HDL Coder Support Package for Xilinx Zynq-7000 Platform]]
  
-[[http://www.mathworks.com/matlabcentral/fileexchange/40448-embedded-coder-support-package-for-xilinx-zynq-7000-platform | Embedded Coder Support Package for Xilinx Zynq-7000 Platform]]+[[mw>matlabcentral/fileexchange/40448-embedded-coder-support-package-for-xilinx-zynq-7000-platform | Embedded Coder Support Package for Xilinx Zynq-7000 Platform]]
 </WRAP> </WRAP>
  
Line 106: Line 106:
  
 <WRAP round help 80%> <WRAP round help 80%>
-  * Questions? [[https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/help_and_support|Ask Help & Support]].+  * Questions? [[/resources/eval/user-guides/ad-fmcomms2-ebz/help_and_support|Ask Help & Support]].
 </WRAP> </WRAP>
  
resources/eval/user-guides/ad-fmcomms2-ebz/software/matlab_bsp.txt · Last modified: 09 Jan 2021 00:32 by Robin Getz

Page Tools