This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:ad-fmcmotcon1-ebz:matlab_models [12 Sep 2014 11:14] – [FOC Controller] Andrei Cozma | resources:eval:user-guides:ad-fmcmotcon1-ebz:matlab_models [10 Feb 2021 04:45] (current) – add retired Robin Getz | ||
---|---|---|---|
Line 1: | Line 1: | ||
====== Simulink Controller Models ====== | ====== Simulink Controller Models ====== | ||
+ | {{page>/ | ||
The Vivado HDL design is provided with an integrated FOC and speed & torque controller generated from a Simulink model provided by MathWorks. The controller is designed in Simulink and the corresponding HDL code is generated using the Mathworks HDL Coder. | The Vivado HDL design is provided with an integrated FOC and speed & torque controller generated from a Simulink model provided by MathWorks. The controller is designed in Simulink and the corresponding HDL code is generated using the Mathworks HDL Coder. | ||
Line 8: | Line 8: | ||
The FOC controller model is provided by MathWorks and it is integrated in the HDL design as a standalone IP core. Below is presented a top level diagram of the controller' | The FOC controller model is provided by MathWorks and it is integrated in the HDL design as a standalone IP core. Below is presented a top level diagram of the controller' | ||
- | {{: | + | {{: |
The controller model is packaged into an IP core using the Simulink Workflow Advisor. It exposes a set of AXI-Lite registers that can be used to control the IP's operation as well as a set of interface signals for encoder input, current measurement data, inverter control and internal operations monitoring. | The controller model is packaged into an IP core using the Simulink Workflow Advisor. It exposes a set of AXI-Lite registers that can be used to control the IP's operation as well as a set of interface signals for encoder input, current measurement data, inverter control and internal operations monitoring. | ||
All the monitoring signals connect to an ADI IP which allows these signals to be monitored from the Linux IIO Scope application. | All the monitoring signals connect to an ADI IP which allows these signals to be monitored from the Linux IIO Scope application. | ||
- | The AXI-Lite registers exposed by the controller IP core can be directly accessed through | + | The AXI-Lite registers exposed by the controller IP core can be directly accessed through |
^ Register name ^ Address ^ Data format ^ Type ^ Description ^ | ^ Register name ^ Address ^ Data format ^ Type ^ Description ^ | ||
Line 53: | Line 53: | ||
Below is presented a picture containing the output of the script, the IIO Scope settings and a controller monitored signals plot. | Below is presented a picture containing the output of the script, the IIO Scope settings and a controller monitored signals plot. | ||
+ | |||
+ | {{: | ||
===== Support ===== | ===== Support ===== | ||
<WRAP round help 80%> | <WRAP round help 80%> | ||
- | * Questions? [[http://ez.analog.com/ | + | * Questions? [[ez> |
</ | </ | ||
{{navigation AD-FMCMOTCON1-EBZ# | {{navigation AD-FMCMOTCON1-EBZ# |