This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:ad-fmcadc7-ebz [16 Nov 2015 20:27] – [Hardware] michael gibson | resources:eval:user-guides:ad-fmcadc7-ebz [08 Jan 2021 08:54] (current) – Fixed bad links for Hardware->Devices section Ioana Chelaru | ||
---|---|---|---|
Line 2: | Line 2: | ||
===== Introduction ===== | ===== Introduction ===== | ||
+ | The [[adi> | ||
ADI also provides reference designs (HDL and software) for this board to work with commonly available Altera and Xilinx development boards. | ADI also provides reference designs (HDL and software) for this board to work with commonly available Altera and Xilinx development boards. | ||
Line 7: | Line 8: | ||
===== Hardware ===== | ===== Hardware ===== | ||
- | The AD-FMCADC-EBZ board' | + | The AD-FMCADC7-EBZ board' |
==== Devices ==== | ==== Devices ==== | ||
The FMC board includes the following products by Analog Devices: | The FMC board includes the following products by Analog Devices: | ||
- | * [[adi>AD9680]] 14-bit dual channel ADC with sampling speeds of up to 1250 MSPS, with a [[adi>JESD204|JESD204B]] | + | * [[adi>ADR280|ADR280ARTZ]] 1.2 V Ultralow Power High PSRR Voltage Reference |
- | * [[adi>ADA4961]] Low Distortion, 3.2 GHz, RF Digital Gain Amplifier. | + | * [[adi>AD9625|AD9625BBPZ-2.5]] 12-Bit, 2.5 GSPS, 1.3 V/2.5 V Analog-to-Digital Converter |
- | * [[adi>AD9528]] | + | * [[adi>ADL5567|ADL5567ACPZ]] 4.8 GHz Ultrahigh Dynamic Range, Dual Differential |
- | * [[adi>ADP2384]] 20 V, 4 A, Synchronous, Step-Down DC-to-DC | + | * [[adi>ADF4355-2BCPZ]] Microwave Wideband Synthesizer |
- | * [[adi>ADP7104]] is a 20V, 500mA, low noise, CMOS LDO | + | * [[adi>AD7291BCPZ]] 8-Channel, I2C, 12-Bit SAR ADC with Temperature Sensor |
- | * [[adi>ADM7154]] 600 mA, Ultra Low Noise, High PSRR, RF Linear Regulator | + | * [[adi> |
- | * [[adi>ADM7172]] 6.5 V, 2 A, Ultralow Noise, High PSRR, Fast Transient Response CMOS LDO | + | * [[adi>ADP7104ARDZ-R7]] 20 V, 500 mA, Low Noise, CMOS LDO |
- | * [[adi>ADP1741]] is a 2A, low Vin, low dropout, CMOS linear regulator | + | * [[adi>ADP1741ACPZ]] 2 A, Low VIN, Low Dropout |
+ | * [[adi>ADP2119|ADP2119ACPZ]] 2 A/1.25 A, 1.2 MHz, Synchronous, Step-Down DC-to-DC Regulator | ||
+ | * [[adi>ADP2442|ADP2442ACPZ]] 36 V,1 A, Synchronous, Step-Down, DC-to-DC Regulator with | ||
+ | * External Clock Synchronization | ||
| | ||
- | {{ : | + | {{ : |
Top View | Top View | ||
- | {{ : | + | {{ : |
| | ||
==== Clocking ==== | ==== Clocking ==== | ||
- | The AD-FMCADC4-EBZ includes | + | The AD-FMCADC7-EBZ includes |
+ | - 2.5GHz Crystek | ||
+ | - An external reference | ||
+ | - 122.88MHz Crystek on-board oscillator reference to the ADF4355-2 | ||
==== Analog Front End ==== | ==== Analog Front End ==== | ||
- | The AD-FMCADC4-EBZ uses a passive | + | The AD-FMCADC7-EBZ uses a active |
- | ==== Revision A ==== | ||
- | The revision A board supports amplifier gain control via spi. After power-up, the gain of the amplifier defaults to an attenuated state. Use a low jitter, low noise signal source with a level at -20dBm to the analog inputs (J301-A/B/C/D). Apply a signal source no greater than -10dBm to achieve full-scale of the converter when maximum gain of the amplifier is applied. | + | ==== Revision |
- | ===== Running No-OS Application & Changing Sampling Rate to 1.24GHz ===== | + | The revision B board is default set for the amplifier |
- | |||
- | |||
- | {{: | ||
Line 51: | Line 54: | ||
<WRAP download> | <WRAP download> | ||
- | Rev A: | ||
- | * {{: | ||
- | * {{: | ||
- | * {{: | ||
- | * {{: | ||
- | </ | ||
- | ===== Downloads (HDL) ===== | + | Rev B: |
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
- | {{page>/resources/ | + | </WRAP> |
- | {{page>/ | + | |
- | + | ||
- | ===== Downloads (Linux) ===== | + | |
- | + | ||
- | * [[/ | + | |
- | * [[/ | + | |
- | * [[/ | + | |