| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| resources:eval:eval-adum141e1s [20 Jun 2018 14:49] – [Test Circuit 2] Jonathan Harris | resources:eval:eval-adum141e1s [11 Jan 2021 09:02] (current) – Fixed bad link for AN-1478 Ioana Chelaru |
|---|
| ====== EVALUATING THE ADUM141E1S QUAD CHANNEL ISOLATOR ====== | ====== EVALUATING THE ADUM141E1S QUAD CHANNEL ISOLATOR ====== |
| ===== Preface ===== | ===== Preface ===== |
| The [[adi>ADUM141E1S|EVAL-ADUM141E1S]] supports the ADUM141E1S quad-channel digital isolator based on Analog Devices, Inc., iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, the [[adi>ADUM141E1S|ADUM141E1S]] provideds outstanding performance characteristics superior to altneratives such as optocoupler devices and other integrated couplers. The [[adi>ADUM141E1S|ADUM141E1S]] offers low propagation delay and low pulse width distortion as well a tight channel matching. The [[adi>ADUM141E1S|ADUM141E1S]] features two different fail-safe options by which the outputs transition to a pre-determined state when the input power supply is not applied or the inputs are disabled. | The [[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]] supports the ADUM141E1S quad-channel digital isolator based on Analog Devices, Inc., iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, the [[adi>ADuM141ES|ADUM141E1S]] provideds outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The [[adi>ADuM141ES|ADUM141E1S]] offers low propagation delay and low pulse width distortion as well a tight channel matching. The [[adi>ADuM141ES|ADUM141E1S]] features two different fail-safe options by which the outputs transition to a pre-determined state when the input power supply is not applied or the inputs are disabled. |
| \\ | \\ |
| \\ | \\ |
| Complete specifications for the [[adi>ADUM141E1S|ADUM141E1S]] are provided in the [[adi>ADUM141E1S|ADUM141E1S]] data sheet available from Analog Devices, Inc., and should be consulted in conjunction with this Wiki user guide when using the evaluation board. | Complete specifications for the [[adi>ADuM141ES|ADUM141E1S]] are provided in the [[adi>ADuM141ES|ADUM141E1S]] data sheet available from Analog Devices, Inc., and should be consulted in conjunction with this Wiki user guide when using the evaluation board. |
| \\ | \\ |
| \\ | \\ |
| ===== Overview ===== | ===== Overview ===== |
| The [[adi>ADUM141E1S|EVAL-ADUM141E1S]] board, shown in Figure 1, can be used to evaluate the performance and data sheet specifications of the [[adi>ADUM141E1S|ADUM141E1S]]. Figure 2 shows the schematic of the [[adi>ADUM141E1S|EVAL-ADUM141E1S]] circuit which can be used to test the accuracy of the [[adi>ADUM141E1S|ADUM141E1S]] and perform other tests. The [[adi>ADUM141E1S|EVAL-ADUM141E1S]] is a 4-layer PC board, complete with ground and power layers as shown in the Evaluation Board Schematics and Artwork section. | The [[adi>ADuM141ES|EVAL-ADUM141E1S]] board, shown in Figure 1, can be used to evaluate the performance and data sheet specifications of the [[adi>ADuM141ES|ADUM141E1S]]. Figure 2 shows the schematic of the [[adi>ADuM141ES|EVAL-ADUM141E1S]] circuit which can be used to test the accuracy of the [[adi>ADuM141ES|ADUM141E1S]] and perform other tests. The [[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]] is a 4-layer PC board, complete with ground and power layers as shown in the Evaluation Board Schematics and Artwork section. |
| |
| |
| ===== Helpful Documents ===== | ===== Helpful Documents ===== |
| * [[adi>ADUM141E1S|ADUM141E1S]] military data sheet | * [[adi>ADuM141ES|ADUM141E1S]] military data sheet |
| * [[adi>ADUM141E|ADUM141E]] data sheet | * [[adi>ADUM141E|ADUM141E]] data sheet |
| * [[adi>an-1478|AN-1478 Application Note]], //Isolated SPI Bus for Distinct System Requirements// | * [[adi>media/en/technical-documentation/application-notes/an-1478.pdf|AN-1478 Application Note]], //Isolated SPI Bus for Distinct System Requirements// |
| * [[adi>cn0385|CN-0385 Circuit Note]], //Isolated, Multichannel Data Acquisition System with PGIA for Single-Ended and Differential Industrial Level Signals// | * [[adi>cn0385|CN-0385 Circuit Note]], //Isolated, Multichannel Data Acquisition System with PGIA for Single-Ended and Differential Industrial Level Signals// |
| * [[adi>analog-dialogue/articles/plc-dcs-analog-input-module-breaks-barriers-in-isolation11.html|Analog Dialogue, Volume 50, Number 4]], "PLC DCS Analog Input Module Design Breaks Barriers in Channel-to-Channel Isolation and High Density". | * [[adi>analog-dialogue/articles/plc-dcs-analog-input-module-breaks-barriers-in-isolation11.html|Analog Dialogue, Volume 50, Number 4]], "PLC DCS Analog Input Module Design Breaks Barriers in Channel-to-Channel Isolation and High Density". |
| | |
| ===== Evaluation Board Files ===== | ===== Evaluation Board Files ===== |
| The evaluation board layout, BOM, and schematic files for the [[adi>ADUM141E1S|EVAL-ADUM141E1S]] board can be downloaded from the links below. | The evaluation board layout, BOM, and schematic files for the [[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]] board can be downloaded from the links below. |
| |
| **DISCLAIMER: The footprint used for layout on the evaluation board is provided for general reference only. The exact footprint required for mounting this device onto a printed circuit board will depend on the device lead forming and may differ from what is provided herein. It is recommended to generate specific footprint information from the users lead forming specifications when placing this device on the application printed circuit board.** | **DISCLAIMER: The footprint used for layout on the evaluation board is provided for general reference only. The exact footprint required for mounting this device onto a printed circuit board will depend on the device lead forming and may differ from what is provided herein. It is recommended to generate specific footprint information from the users lead forming specifications when placing this device on the application printed circuit board.** |
| |
| =====Evaluation Board ===== | =====Evaluation Board ===== |
| {{ :resources:eval:ADUM141E1S_eval_board.png?600 |}}<WRAP centeralign>//Figure 1. ADUM141E1S Evaluation board—[[adi>ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> | {{ :resources:eval:ADUM141E1S_eval_board.jpg?600 |}}<WRAP centeralign>//Figure 1. ADUM141E1S Evaluation board—[[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> |
| |
| =====Evaluation Board Schematic===== | =====Evaluation Board Schematic===== |
| {{ :resources:eval:ADUM141E1S_eval_board_schematic.png?1600 |}}<WRAP centeralign>//Figure 2. ADUM141E1S Evaluation Board Schematic—[[adi>ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> | {{ :resources:eval:ADUM141E1S_eval_board_schematic.png?1600 |}}<WRAP centeralign>//Figure 2. ADUM141E1S Evaluation Board Schematic—[[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> |
| |
| Figure 2 shows the [[adi>ADUM141E1S|ADUM141E1S]] schematic of the [[adi>ADUM141E1S|EVAL-ADUM141E1S]] evaluation board. U1 is the [[adi>ADUM141E1S|ADUM141E1S]] in the center of the board and Pin 1 is the top-left pad with respect to the notch in the silkscreen’s package outline. | Figure 2 shows the [[adi>ADuM141ES|ADUM141E1S]] schematic of the [[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]] evaluation board. U1 is the [[adi>ADuM141ES|ADUM141E1S]] in the center of the board and Pin 1 is the top-left pad with respect to the notch in the silkscreen’s package outline. |
| |
| ====Equipment Required==== | ====Equipment Required==== |
| * SMA to BNC coaxial cable | * SMA to BNC coaxial cable |
| * 50Ω SMD resistors | * 50Ω SMD resistors |
| | * 15 pF capacitors |
| * Cables for power supply connections | * Cables for power supply connections |
| |
| ====Power Input==== | ====Power Input==== |
| Each side of the [[adi>ADUM141E1S|ADUM141E1S]] requires an off-board power source. The power source must be independent if common-mode voltages are applied across the isolation barrier or damage may occure to the power supply. | Each side of the [[adi>ADuM141ES|ADUM141E1S]] requires an off-board power source. The power source must be independent if common-mode voltages are applied across the isolation barrier or damage may occure to the power supply. |
| |
| |
| |
| |
| ==== Accuracy Test Connections ==== | ==== Example Test Procedure ==== |
| In the [[adi>ADUM141E1S|EVAL-ADUM141E1S]] schematic (see Figure 2), a blue line outlines the EAOUT accuracy circuit. Capacitor C7 (2.2 nF) together with R8 (680 Ω) and R7 (0 Ω) resistors form an integrator circuit to close the loop from the −IN input to the EAOUT output. A ±1% accurate internal reference voltage of 1.225 V at REFOUT is connected to the noninverting op amp input +IN through a 0 Ω resistor, R9, providing the reference for the accuracy test circuit. See Figure 3, [[adi>ADUM141E1S|ADUM141E1S]] Test Circuit 1, or the [[adi>ADUM141E1S|ADUM141E1S]] data sheet for more information about the operation of the [[adi>ADUM141E1S|ADUM141E1S]]. | - Install the 50Ω input resistors (R6 and R16). |
| \\ | - Install the 15 pF load capacitors (C8, C9, C10, and C11). |
| \\ | - Connect the evaluation board to the test equipment. See Figure 2 below. Note: Make sure the pulse generator and power supply outputs are disabled.{{ :resources:eval:ADUM141E1S_eval_board_connections.jpg?1600 |}}<WRAP centeralign>//Figure 2. ADUM141E1S Example Test Configuration—[[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> |
| For accuracy tests, add a wire between GND1 and GND2 for EAOUT and EAOUT2 (see Figure 3). This connection is needed because the accuracy tests connect a 680 Ω resistor across the isolation barrier and creates a current path between the two isolated areas, so a ground return is needed for the accuracy tests. The accuracy of the EAOUT output will be within ±1% of the reference voltage specified value of 1.225 V. Next, the EAOUT2 accuracy in Figure 4 (Test Circuit 2) can be performed by removing the R7 (0 Ω) resistor and placing a 0 Ω resistor at R5, completing the EAOUT2 circuit. Because the EAOUT2 circuit has a high gain and uses the same internal reference voltage to connect to the −IN input of the op amp, the accuracy of the EAOUT2 output is also within ±1% of the reference voltage specified value of 1.225 V. | - Once the connections have been made in Step 3 (Figure 2) set both output of the power supply to 5V. Enable the outputs. |
| \\ | - Configure the pulse generator to produce a 0V – 5V step, 75MHz Square Wave with an offset value of 2.5V. (If using the Agilent B1110A the max amplitude at 75MHz will be 4 V) Enable the pulse generator output. Note: This provides an input to the A Channel (VIA, J1) of the evaluation board. |
| \\ | - Set the oscilloscope to the following settings: CH1 = 750 mV/div, Time Base = 2 ns/div. |
| For tests other than the accuracy tests, open the 680 Ω resistor connections by removing R5 and R7 (0 Ω), the C7 integrating capacitor, and the external wire connection made between GND1 and GND2. Once completed, other components may be added to the evaluation board per the schematic in Figure 2 to make circuits for other tests such as [[adi>ADUM141E1S|ADUM141E1S]] data sheet specifications for the op amp, reference, UVLO, output characteristics, or power supply. | - Select the following measurements for CH1: Amplitude, Rise Time, Fall Time, and Frequency. |
| \\ | - Use the N2796A active probe to capture the A Channel Output (VOA) at connector J5 (a 75 MHz square with an amplitude of approximately 5 V should be visible). An example plot is shown below in Figure 3.{{ :resources:eval:adum141e1s_example_output_waveform.png?1600 |}}<WRAP centeralign>//Figure 3. ADUM141E1S Example Output Waveforem—[[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> |
| \\ | - Check the supply current on both outputs of the power supply to ensure that IDD1 and IDD2 does not exceed 25 mA. |
| ==== Test Circuit 1 ==== | - Repeat steps 6 and 7 for any of the remaining channels desired for test (B, C and/or D) by connecting the pulse generator to the appropriate input channel and the oscilloscope to its corresponding output. Refer to the table below for connections:{{ :resources:eval:adum141e1s_connection_table.png?600 |}}<WRAP centeralign>//Table 2. ADUM141E1S Evaluation Board Connection Table—[[adi>EVAL-ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> |
| {{ :resources:eval:ADUM141E1S_eval_board_connections.jpg?1600 |}}<WRAP centeralign>//Figure 2. ADUM141E1S Test Circuit 1—[[adi>ADUM141E1S|EVAL-ADUM141E1S]]//</WRAP> | |
| \\ | |
| \\ | |
| | |
| | |
| | |
| |
| |
