Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Next revisionBoth sides next revision
resources:eval:dpg:ad974x-dpg2-ebz [24 Apr 2018 17:10] – [AD9743/5/6/7 Evaluation Board Quick Start Guide] Annette Hurmanresources:eval:dpg:ad974x-dpg2-ebz [27 Apr 2018 17:38] – [HARDWARE SETUP (DAC OUTPUT)] Annette Hurman
Line 19: Line 19:
 This will install DPGDownloader required for loading vectors into the DPG2 and configuring the AD9747 evaluation board. This will install DPGDownloader required for loading vectors into the DPG2 and configuring the AD9747 evaluation board.
 ===== HARDWARE SETUP (DAC OUTPUT) ===== ===== HARDWARE SETUP (DAC OUTPUT) =====
-Once the DPGDownloader software is installed, the hardware can be connected . A single 5V power supply powers the evaluation board. The power supply should be able to source up to 1A to cover all of the board’s operating conditions. A low jitter clock source (< 0.5psec RMS) should be used for the DACCLK. A sinusoidal clock output level of 0 to 4dBm is optimal. By default, the DAC outputs are connected to SMA connectors for evaluation. Both DAC outputs are available. Later in the document, the modifications for observing the modulator output and different clocking options will be shown.+Once the DPGDownloader software is installed, the hardware can be connected . A single 5V power supply powers the evaluation board. The power supply should be able to source up to 1A to cover all the board’s operating conditions. A low jitter clock source (< 0.5psec RMS) should be used for the DACCLK. A sinusoidal clock output level of 0 to 4dBm is optimal. By default, the DAC outputs are connected to SMA connectors for evaluation. Both DAC outputs are available. Later in the document, the modifications for observing the modulator output and different clocking options will be shown.
   * The evaluation board plugs directly into the DPG2 or DPG3.   * The evaluation board plugs directly into the DPG2 or DPG3.
-The PC connects to both the DPG2 and the evaluation board through USB cables as showing in Figure 1 and Figure 2  +The PC connects to both the DPG2 and the evaluation board through USB cables as shown in Figure 1 and Figure 2  
-  * The evaluation boards plugs into the AD-DAC-FMC-ADP adapter board that plugs into the SDP-H1.+  * The evaluation board plugs into the AD-DAC-FMC-ADP adapter board that plugs into the SDP-H1.
 The PC connects to both the SDP-H1 and the evaluation board through USB cables as shown in Figure 3 and Figure 4. The PC connects to both the SDP-H1 and the evaluation board through USB cables as shown in Figure 3 and Figure 4.
  
Line 59: Line 59:
   * - The output from J5 and J9 should be a clean 29MHz tone as shown below:   * - The output from J5 and J9 should be a clean 29MHz tone as shown below:
 {{ :resources:eval:dpg:ad9747-8.png |}} {{ :resources:eval:dpg:ad9747-8.png |}}
-===== Using the AD9741/43/AD9745/AD9746/AD9747 Evaluation Boards ===== +===== Using the AD9743/AD9745/AD9746/AD9747 Evaluation Boards ===== 
-The evaluation boards for the AD9741/43/AD9745/AD9746/AD9747 are identical except for the DUT installed. The operation of the eval boards is also the same except for the vector generation “DAC Resolution” field and the Data Width fields as shown below.+The evaluation boards for the AD9743/AD9745/AD9746/AD9747 are identical except for the DUT installed. The operation of the eval boards is also the same except for the vector generation “DAC Resolution” field and the Data Width fields as shown below.
 These fields should be configured to match the DUT. These fields should be configured to match the DUT.
 {{ :resources:eval:dpg:ad9747-9.png |}} {{ :resources:eval:dpg:ad9747-9.png |}}
resources/eval/dpg/ad974x-dpg2-ebz.txt · Last modified: 07 Jun 2023 02:20 by James Peevee Salenga

Page Tools