Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revisionBoth sides next revision
resources:eval:dpg:ad917x-fmc-ebz [24 Jun 2020 18:13] – [KCU105 Setup] Eric Chaykovskyresources:eval:dpg:ad917x-fmc-ebz [19 Nov 2020 23:16] – [NCO-only Mode ("DC Test Mode") Without ADS7/ADS8/KCU105] Arik Landsman
Line 136: Line 136:
  
 The outputs of the AD917x can be captured at the SMA connectors: J1 for DAC0; J2 for DAC1; and J3 for CLKOUT. The outputs of the AD917x can be captured at the SMA connectors: J1 for DAC0; J2 for DAC1; and J3 for CLKOUT.
 +
 +Some applications may be more sensitive to clock spurious. To prevent any spurious coupling from the onboard HMC7044 onto the AD917x output, the HMC7044 may be kept in reset:
 +
 +  - reset the board in ACE (Reset Board button in the "AD917x-FMC-EBZ" view) 
 +  - in the Wizard, under Eval System Option select chip to configure: "AD917x Only". This will keep the HMC7044 in reset after step #1.
 +  - Under DC Test Mode, select the option "Main" or "Channel" to enable the NCO-only mode 
 +  - Under SERDES Interface, set the link mode and interpolation (this will apply a clock to the corresponding datapaths. E.g. dual-link to enable both datapath0 and datapath1, that would feed DAC0 and DAC1 respectively)
 +  - Under Clock frequencies, set the Input Data Rate to set the DAC Clock Rate. DAC Clock Rate = Data Rate * Interpolation.
  
  
resources/eval/dpg/ad917x-fmc-ebz.txt · Last modified: 09 Feb 2022 21:19 by Arik Landsman