This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
resources:eval:dpg:ad9142a-m5372-ebz [15 Jun 2017 17:50] – [Recommended Equipment List] Bailey Meyer | resources:eval:dpg:ad9142a-m5372-ebz [16 Jun 2017 16:00] – Bailey Meyer | ||
---|---|---|---|
Line 34: | Line 34: | ||
If the board is connected properly, ACE will detect it and display it on the Start page under //Attached Hardware//. Double click this board. | If the board is connected properly, ACE will detect it and display it on the Start page under //Attached Hardware//. Double click this board. | ||
- | {{ : | + | {{ : |
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
- | Ensure that the {{: | + | Ensure that the {{: |
- | {{ : | + | {{ : |
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
2. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1400MHz, and the output level to 6dBm. The spectrum analyzer can be configured with Center Frequency = 2050 MHz, Span = 200 MHz, and Resolution Bandwidth of 30 kHz. Choose Input Attenuation to be 24dB. This can be adjusted later if indications are that the analyzer is causing degradations. \\ \\ | 2. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1400MHz, and the output level to 6dBm. The spectrum analyzer can be configured with Center Frequency = 2050 MHz, Span = 200 MHz, and Resolution Bandwidth of 30 kHz. Choose Input Attenuation to be 24dB. This can be adjusted later if indications are that the analyzer is causing degradations. \\ \\ | ||
3. Follow the sequence below to configure the AD9142A using ACE. \\ \\ | 3. Follow the sequence below to configure the AD9142A using ACE. \\ \\ | ||
- | a. Click | + | a. Click |
<WRAP column 40%> | <WRAP column 40%> | ||
Line 59: | Line 59: | ||
</ | </ | ||
<WRAP column 40%> | <WRAP column 40%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP column 55%> | <WRAP column 55%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | b. Double click on the AD9142A component on the board diagram. This brings up the chip diagram. Set all the settings to match those in the chip diagram below, and click //Apply Changes//. Click //Read All// on the upper left of the page if the DLL is not enabled, as indicated by the green light next to //DLL Lock//. See the ACE Software Features section for more information about changing parameters. \\ \\ | + | b. Double click on the AD9142A component on the board diagram. This brings up the chip diagram. Set all the settings to match those in the chip diagram below, and click "Apply Changes." |
{{ : | {{ : | ||
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
- | c. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9142A, as indicated in the //Evaluation Board// drop-down list. For this evaluation board, LVDS is the only valid Port Configuration, | + | c. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9142A, as indicated in the "Evaluation Board" |
{{ : | {{ : | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP centeralign> | ||
- | d. Click on //Add Generated Waveform//, and then //Single Tone//. A Single Tone panel will be added to the vector list. Enter the sample rate, in this case 350 MHz and the desired frequency, 50MHz. Enter the digital amplitude. In this case, use -14dBFS. Check the //Generate Complex Data (I & Q)// box and uncheck the //Unsigned Data// box. Select the In-Phase data vector in the //I Data Vector// drop down menu and the Quadrature data vector in the //Q Data Vector//. This should match the image above. \\ \\ | + | d. Click on "Add Generated Waveform," |
e. Click Download ({{: | e. Click Download ({{: | ||
4. The current on the 5V supply should read about 1310mA. \\ | 4. The current on the 5V supply should read about 1310mA. \\ | ||
Line 84: | Line 87: | ||
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
==== SPI Software ==== | ==== SPI Software ==== | ||
Line 97: | Line 100: | ||
| {{: | | {{: | ||
- | | Figure | + | | Figure |
</ | </ | ||
Line 107: | Line 110: | ||
d. There may be a few registers highlighted in red. The red highlights mean mismatches between the SPI read and write values in the software. Clicking “Read All Registers” reads back all the current values in the registers, which should resolve the highlights. \\ \\ | d. There may be a few registers highlighted in red. The red highlights mean mismatches between the SPI read and write values in the software. Clicking “Read All Registers” reads back all the current values in the registers, which should resolve the highlights. \\ \\ | ||
e. Toggle register “FIFO SPI RESET REQUEST”. The FIFO level readback registers (INTEGRAL and FRACTIOANAL) should now match the FIFO level request registers. \\ \\ | e. Toggle register “FIFO SPI RESET REQUEST”. The FIFO level readback registers (INTEGRAL and FRACTIOANAL) should now match the FIFO level request registers. \\ \\ | ||
- | f. Open DPG Downloader if you have not done so. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9142A, as indicated in the “Evaluation Board” drop-down list, and select it. For this evaluation board, LVDS is the only valid Port Configuration, | + | f. Open DPG Downloader if you have not done so. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9142A, as indicated in the “Evaluation Board” drop-down list, and select it. For this evaluation board, LVDS is the only valid Port Configuration, |
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
Line 119: | Line 122: | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
h. Click Download ({{: | h. Click Download ({{: | ||
- | i. Go back to the AD9142A SPI software and toggle the “FIFO SPI RESET REQUEST” button (from 0 to 1 and back to 0) to reset the FIFO. The FIFO level readback registers (INTEGRAL and FRACTIOANAL) should now match the FIFO level request registers. The AD9142A SPI software and the spectrum analyzer should look like Figure | + | i. Go back to the AD9142A SPI software and toggle the “FIFO SPI RESET REQUEST” button (from 0 to 1 and back to 0) to reset the FIFO. The FIFO level readback registers (INTEGRAL and FRACTIOANAL) should now match the FIFO level request registers. The AD9142A SPI software and the spectrum analyzer should look like Figure |
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
Line 135: | Line 138: | ||
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
===== SPI SOFTWARE ===== | ===== SPI SOFTWARE ===== | ||
Line 145: | Line 148: | ||
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
==== PLL ==== | ==== PLL ==== | ||
Line 157: | Line 160: | ||
<WRAP center> | <WRAP center> | ||
| {{ : | | {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
===== EVB Jumper Configurations ===== | ===== EVB Jumper Configurations ===== | ||
Line 177: | Line 180: | ||
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
In addition, some parameters can be enabled or disabled. This feature is evident by the color of the block parameter. For example, if the block parameter is dark blue, the parameter is enabled. If it is light grey, it is disabled. To enable or disable a parameter, click on it. | In addition, some parameters can be enabled or disabled. This feature is evident by the color of the block parameter. For example, if the block parameter is dark blue, the parameter is enabled. If it is light grey, it is disabled. To enable or disable a parameter, click on it. | ||
Line 190: | Line 193: | ||
</ | </ | ||
<WRAP column 40%> | <WRAP column 40%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP column 55%> | <WRAP column 55%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP clear> | <WRAP clear> | ||
Line 203: | Line 206: | ||
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
ACE also contains the Macro Tool, which can be used to record register reads and writes. This is executed in the memory map view or with the initialization wizard. To use, check the “Record Sub-Commands” checkbox and press the record button. Changes in the memory map, which are bolded until they are applied to the part, are recorded as UI commands by the macro tool once the changes are made. Changed register write commands for the controls are also recorded. Hit “Apply Changes” to execute the commands and make changes in the memory map. To stop recording, click the “Stop Recording” button. A macro tool page with the command steps will be created. The macro can be saved using the “Save Macro” button so that it may be loaded for future use. | ACE also contains the Macro Tool, which can be used to record register reads and writes. This is executed in the memory map view or with the initialization wizard. To use, check the “Record Sub-Commands” checkbox and press the record button. Changes in the memory map, which are bolded until they are applied to the part, are recorded as UI commands by the macro tool once the changes are made. Changed register write commands for the controls are also recorded. Hit “Apply Changes” to execute the commands and make changes in the memory map. To stop recording, click the “Stop Recording” button. A macro tool page with the command steps will be created. The macro can be saved using the “Save Macro” button so that it may be loaded for future use. | ||
Line 210: | Line 213: | ||
<WRAP clear> | <WRAP clear> | ||
</ | </ | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
The raw macro file will be saved using ACE syntax, which is not easily readable. To remedy this, the ACE software download includes the Macro to Hex Conversion Tool. The user can choose to include or exclude register write, reads, and/or comments in the conversion. The file pathways for the source and save paths should be the same, except that one should be an .acemacro file and the other should be a .txt file. The “Convert” button converts and opens the converted text file, which is easier to read. The conversion tool can also convert back to an .acemacro file if desired. | The raw macro file will be saved using ACE syntax, which is not easily readable. To remedy this, the ACE software download includes the Macro to Hex Conversion Tool. The user can choose to include or exclude register write, reads, and/or comments in the conversion. The file pathways for the source and save paths should be the same, except that one should be an .acemacro file and the other should be a .txt file. The “Convert” button converts and opens the converted text file, which is easier to read. The conversion tool can also convert back to an .acemacro file if desired. | ||
Line 223: | Line 226: | ||
</ | </ | ||
<WRAP column 40%> | <WRAP column 40%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP column 55%> | <WRAP column 55%> | ||
- | <WRAP centeralign> | + | <WRAP centeralign> |
</ | </ | ||
<WRAP clear> | <WRAP clear> |