This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
resources:eval:dpg:ad9136-fmc-ebz [11 Oct 2017 16:00] – [AD9136/AD9135 Evaluation Software] Janet Dephoure | resources:eval:dpg:ad9136-fmc-ebz [16 Oct 2017 15:16] – Janet Dephoure | ||
---|---|---|---|
Line 31: | Line 31: | ||
===== Getting Started ===== | ===== Getting Started ===== | ||
- | The PC software | + | The PC software |
==== Initial Set-Up ==== | ==== Initial Set-Up ==== | ||
- | 1. Install the DPG Downloader and SPIPro | + | 1. Install the DPG Downloader and ACE or the AD9136/ |
- | 2. Plug the AD9136/ | + | 2. Use a USB cable to connect the EVB to your PC and connect the lab equipment to the EVB. \\ |
- | 3. Connect the ADS7 unit to your PC via USB and turn on the ADS7. \\ | + | 3. Connect the DGP3 unit to your PC and turn on the unit. \\ |
+ | |||
+ | |||
+ | |||
+ | ==== Single-Tone Test ==== | ||
+ | These settings configure the AD9136/ | ||
+ | === Configure DPG Vector Software | ||
+ | 1. To begin, turn on the external +5V supply. \\ \\ | ||
+ | 2. Open DPG Downloader if you have not done so. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9136/ | ||
+ | 3. Click on “Add Generated Waveform”, | ||
+ | 4. Select the WIFR vector (I) in the “DAC0” drop down menu and the WIFR vector (Q) in the “DAC1”. At this point, the DPG Downloader panel should look like Figure 3.\\ \\ | ||
+ | |||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
+ | | Figure 3. DPG Downloader Panel | | ||
+ | </ | ||
+ | |||
+ | === Configuring SPI using ACE === | ||
+ | |||
+ | 1. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.6GHz, and the output level to 3dBm. The spectrum analyzer can be configured with Start Frequency = 1 MHz, Stop Frequency | ||
+ | |||
+ | 2. Open ACE (Start > All Programs > Analog Devices > ACE > ACE). The {{: | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 4. Detected AD9135 in ACE | | ||
+ | </ | ||
+ | |||
+ | Ensure that the {{: | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 5. AD9135 system | ||
+ | </ | ||
+ | |||
+ | Next to the board block diagram, click " | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 6. AD9135 board block diagram. The JESD PLL should not be locked yet | | ||
+ | </ | ||
+ | |||
+ | Select "Dual Link" from the pull-down menu next to Links, and set the JESD Mode to 8. Check the Subclass box and set interpolation to 1. The FDAC frequency should be set to 1.6 GHz. The settings should match Figure 6. Select " | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 7. Initial configuration settings for the AD9135 | ||
+ | </ | ||
+ | |||
+ | Double click on the dark blue AD9135 chip block in the board block diagram. The chip block diagram should appear, as shown in Figure 8. The JESD PLL should now be locked on both the board and chip block diagrams. Other parameters can be changed on both block diagrams, but do not need to be for this test. For more information about changing parameters in ACE, see the ACE Software Features section. | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 8. AD9135 chip block diagram | ||
+ | </ | ||
+ | |||
+ | 3. On the DPGDownloader panel, seen in Figure 3, the Serial Line Rate in the should read 8Gbps.\\ \\ | ||
+ | |||
+ | Click Download ({{: | ||
+ | |||
+ | The current on the 5V supply should read about 1430mA. If you do not see the output, gently push the board toward the DPG3. This ensures that the board is firmly connected to the DPG3. The four registers codeGrpSync, | ||
+ | |||
+ | 4. The output spectrum of the DAC should look like Figure 9 below. | ||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
+ | | Figure 9. AD9136/ | ||
+ | </ | ||
+ | |||
+ | === Configuring SPI using the legacy SPI Application === | ||
+ | |||
+ | 1. Open the AD9136/ | ||
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 10. Entry Screen of the AD9136/ | ||
+ | </ | ||
+ | |||
+ | 2. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.6GHz, and the output level to 3dBm. The spectrum analyzer can be configured with Start Frequency = 1 MHz, Stop Frequency | ||
+ | 3. Follow the sequence below to configure the AD9136/ | ||
+ | a. The Links should be set to dual link. The JESD Mode is set to 8, Subclass 1 box checked, Interpolation set to 1, and FDAC set to 1.6GHz. Click “Commit” button to initialize the AD9136/ | ||
+ | b. At this point the Serial Line Rate in the DPG3 software panel should read 8Gbps.\\ \\ | ||
+ | |||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
+ | | Figure 11. Configured panel of the AD9136/ | ||
+ | </ | ||
+ | |||
+ | d. Click Download ({{: | ||
+ | |||
+ | e. The current on the 5V supply should read about 1430mA. If you do not see the output, gently push the board toward the DPG3. This ensures that the board is firmly connected to the DPG3. The four registers codeGrpSync, | ||
+ | |||
+ | 4. The output spectrum of the DAC should look like Figure 12 below. | ||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
+ | | Figure 12. AD9136/ | ||
+ | </ | ||
+ | |||
+ | ===== ACE Software Features ===== | ||
+ | The ACE software is organized to allow the user to evaluate and control the AD9122A evaluation board. The “Initial Configuration” wizard, which is only available for certain boards, controls the DAC and PLL setups. Block diagram views of the board and chip contain elements that can be used to vary parameters like ref current and data format. These parameters can be changed using check boxes, drop down menus, and input boxes. Some parameters do not have settings shown in the diagram. Double click on the parameter to view the available settings, seen with the NCO settings below. | ||
+ | |||
+ | {{ : | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP centeralign> | ||
+ | |||
+ | In addition, some parameters can be enabled or disabled. This feature is evident by the color of the block parameter. For example, if the block parameter is dark blue, the parameter is enabled. If it is light grey, it is disabled. To enable or disable a parameter, click on it. | ||
+ | |||
+ | <WRAP column 40%> | ||
+ | {{ : | ||
+ | </ | ||
+ | <WRAP column 55%> | ||
+ | {{ : | ||
+ | </ | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP column 40%> | ||
+ | <WRAP centeralign> | ||
+ | </ | ||
+ | <WRAP column 55%> | ||
+ | <WRAP centeralign> | ||
+ | </ | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | |||
+ | More direct changes to registers and bit fields can be made in the memory map, which is linked from the chip block diagram through the “Proceed to Memory Map” button. In this view, names, addresses, and data can be manually altered by the user. | ||
+ | |||
+ | {{ : | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP centeralign> | ||
+ | |||
+ | ACE also contains the Macro Tool, which can be used to record register reads and writes. This is executed in the memory map view or with the initialization wizard. To use, check the “Record Sub-Commands” checkbox and press the record button. Changes in the memory map, which are bolded until they are applied to the part, are recorded as UI commands by the macro tool once the changes are made. Changed register write commands for the controls are also recorded. Hit “Apply Changes” to execute the commands and make changes in the memory map. To stop recording, click the “Stop Recording” button. A macro tool page with the command steps will be created. The macro can be saved using the “Save Macro” button so that it may be loaded for future use. | ||
+ | |||
+ | {{ : | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP centeralign> | ||
+ | |||
+ | The raw macro file will be saved using ACE syntax, which is not easily readable. To remedy this, the ACE software download includes the Macro to Hex Conversion Tool. The user can choose to include or exclude register write, reads, and/or comments in the conversion. The file pathways for the source and save paths should be the same, except that one should be an .acemacro file and the other should be a .txt file. The “Convert” button converts and opens the converted text file, which is easier to read. The conversion tool can also convert back to an .acemacro file if desired. | ||
+ | |||
+ | <WRAP column 40%> | ||
+ | {{ : | ||
+ | </ | ||
+ | <WRAP column 55%> | ||
+ | {{ : | ||
+ | </ | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | <WRAP column 40%> | ||
+ | <WRAP centeralign> | ||
+ | </ | ||
+ | <WRAP column 55%> | ||
+ | <WRAP centeralign> | ||
+ | </ | ||
+ | <WRAP clear> | ||
+ | </ | ||
+ | For more information about ACE and its features, visit https:// | ||
+ | |||
+ | |||
==== Single-Tone Demonstration | ==== Single-Tone Demonstration |