Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| resources:eval:ad9681-125ebz [27 Feb 2014 03:27] – added FPGA programming steps Doug Ito | resources:eval:ad9681-125ebz [09 Jan 2021 00:22] (current) – user interwiki links Robin Getz | ||
|---|---|---|---|
| Line 3: | Line 3: | ||
| ===== Preface ===== | ===== Preface ===== | ||
| This user guide describes the [[adi> | This user guide describes the [[adi> | ||
| + | \\ | ||
| + | \\ | ||
| + | There are two versions of the [[adi> | ||
| \\ | \\ | ||
| \\ | \\ | ||
| Line 10: | Line 13: | ||
| {{ : | {{ : | ||
| <WRAP centeralign> | <WRAP centeralign> | ||
| - | //Figure 1. Evaluation Board Connection—[[adi> | + | //Figure 1. Evaluation Board Connection—[[adi> |
| + | </ | ||
| + | {{ : | ||
| + | <WRAP centeralign> | ||
| + | //Figure 1A. Evaluation Board Connection—[[adi> | ||
| </ | </ | ||
| - | |||
| ===== Features ===== | ===== Features ===== | ||
| * SPI interface for setup and control | * SPI interface for setup and control | ||
| Line 22: | Line 28: | ||
| ===== Helpful Documents ===== | ===== Helpful Documents ===== | ||
| * [[adi> | * [[adi> | ||
| - | * High speed ADC FIFO evaluation kit ([[adi> | + | * High speed ADC FIFO evaluation kit ([[adi> |
| - | * HSC-ADC-EVALDZ Wiki Guide [[http:// | + | * HSC-ADC-EVALDZ Wiki Guide [[/ |
| * [[adi> | * [[adi> | ||
| * [[adi> | * [[adi> | ||
| Line 31: | Line 37: | ||
| ===== Design and Integration Files ===== | ===== Design and Integration Files ===== | ||
| - | * [[adi> | + | * [[adi> |
| + | * {{: | ||
| ===== Equipment Needed ===== | ===== Equipment Needed ===== | ||
| * Analog signal source(s) and antialiasing filter(s) | * Analog signal source(s) and antialiasing filter(s) | ||
| * Sample clock source (if not using the on-board crystal oscillator) | * Sample clock source (if not using the on-board crystal oscillator) | ||
| * Switching power supply (6.0V, 2.5A) for AD9681-125EBZ | * Switching power supply (6.0V, 2.5A) for AD9681-125EBZ | ||
| - | * Switching power supply (12V, 3,3A) for HSC-ADC-EVALDZ | + | * Switching power supply (12V, 3,3A) for HSC-ADC-EVALDZ |
| * PC running Windows® | * PC running Windows® | ||
| * USB 2.0 port | * USB 2.0 port | ||
| * [[adi> | * [[adi> | ||
| - | * [[adi> | + | * [[adi> |
| ===== Getting Started ===== | ===== Getting Started ===== | ||
| Line 47: | Line 54: | ||
| ==== Configuring the Board ==== | ==== Configuring the Board ==== | ||
| Before using the software for testing, configure the evaluation board as follows: | Before using the software for testing, configure the evaluation board as follows: | ||
| - | - Connect the evaluation board to the data capture board, as shown in Figure 1. | + | - Connect the evaluation board to the data capture board, as shown in Figure 1. The Tyco connector version slides horizontally to connect to the [[adi> |
| - On the ADC evaluation board, confirm that the jumpers are installed as shown in Figure 2. | - On the ADC evaluation board, confirm that the jumpers are installed as shown in Figure 2. | ||
| - Connect one 6V, 2.5A switching power supply (such as the CUI, Inc., EPS060250UH-PHP-SZ that is supplied) to the [[adi> | - Connect one 6V, 2.5A switching power supply (such as the CUI, Inc., EPS060250UH-PHP-SZ that is supplied) to the [[adi> | ||
| - Connect the 12V, 3.3A switching power supply to the [[adi> | - Connect the 12V, 3.3A switching power supply to the [[adi> | ||
| - | - Connect the [[adi> | + | - Connect the capture |
| - On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal to the desired channel(s). Use a shielded, RG-58, 50Ω coaxial cable (optimally 1 m or shorter) to connect the signal generator. For best results, use a narrow-band, | - On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal to the desired channel(s). Use a shielded, RG-58, 50Ω coaxial cable (optimally 1 m or shorter) to connect the signal generator. For best results, use a narrow-band, | ||
| Line 57: | Line 64: | ||
| The evaluation board provides the support circuitry required to operate the [[adi> | The evaluation board provides the support circuitry required to operate the [[adi> | ||
| \\ | \\ | ||
| - | See [[adi>9249ce01a_designsupport|AD9681 Design Support | + | See [[adi>static/ |
| ==== Power Supplies ==== | ==== Power Supplies ==== | ||
| Line 86: | Line 93: | ||
| {{ : | {{ : | ||
| <WRAP centeralign> | <WRAP centeralign> | ||
| - | //Figure 2. Default Jumper Connections for [[adi> | + | //Figure 2. Default Jumper Connections for [[adi> |
| + | </ | ||
| + | {{ : | ||
| + | <WRAP centeralign> | ||
| + | //Figure 2A. Default Jumper Connections for [[adi> | ||
| </ | </ | ||
| - | |||
| ===== Evaluation Board Circuitry ===== | ===== Evaluation Board Circuitry ===== | ||
| This section explains the default and optional ADC settings or modes allowed on the [[adi> | This section explains the default and optional ADC settings or modes allowed on the [[adi> | ||
| Line 155: | Line 165: | ||
| \\ | \\ | ||
| \\ | \\ | ||
| - | 6. In the ADC Data Capture Settings Window, Capture Board Tab, enter 30 in the Fill Delay field. Push the Browse button to navigate to the FPGA program file for the AD9681. The default installation location and filename will be similar to: | + | 6. In the ADC Data Capture Settings Window, Capture Board Tab, enter 30 in the Fill Delay field. Push the Browse button to navigate to the FPGA program file for the AD9681. The default installation location and filename will be similar to:\\ |
| - | C:\Program Files\Analog Devices\VisualAnalog\Hardware\HADv6\AD9681_hadv6.mcs\\ | + | For HSC-ADC-EVALDZ FPGA board\\ |
| - | Push the **program button**. | + | C:\Program Files (x86)\Analog Devices\VisualAnalog\Hardware\HADv6\AD9681_hadv6.mcs\\ |
| + | For HSC-ADC-EVALEZ FPGA board\\ | ||
| + | C:\Program Files (x86)\Analog Devices\VisualAnalog\Hardware\HADv6\ad9681_evalez.mcs\\ | ||
| + | Select the appropriate program and then push the **program button**. | ||
| {{ : | {{ : | ||
| <WRAP centeralign>// | <WRAP centeralign>// | ||
| Line 181: | Line 194: | ||
| Lack of SPI communication will cause difficulty in configuring the ADC. | Lack of SPI communication will cause difficulty in configuring the ADC. | ||
| * Go to the **Global** tab of the **SPIController** window and push the **Read** button in the **GENERIC READ/ | * Go to the **Global** tab of the **SPIController** window and push the **Read** button in the **GENERIC READ/ | ||
| - | * Check that there is correct power to the [[adi> | + | * Check that there is correct power to the [[adi> |
| - | * Check that the USB cable is properly connected from the PC to the [[adi> | + | * Check that the USB cable is properly connected from the PC to the [[adi> |
| * The LED on the **VisualAnalog ADCDataCapture** block should be green. If it is red, push the USB button on the same block to refresh the connection.\\ | * The LED on the **VisualAnalog ADCDataCapture** block should be green. If it is red, push the USB button on the same block to refresh the connection.\\ | ||
| Line 197: | Line 210: | ||
| If the FFT window remains blank after **Run** in VisualAnalog is clicked, do the following: | If the FFT window remains blank after **Run** in VisualAnalog is clicked, do the following: | ||
| - | * Make sure that the evaluation board is securely connected to the [[adi> | + | * Make sure that the evaluation board is securely connected to the [[adi> |
| * Make sure that the correct FPGA program was installed by clicking the **Settings** icon in the **ADC Data Capture** block in VisualAnalog. Then select the **FPGA** tab and verify that the proper FPGA .mcs file (one containing " | * Make sure that the correct FPGA program was installed by clicking the **Settings** icon in the **ADC Data Capture** block in VisualAnalog. Then select the **FPGA** tab and verify that the proper FPGA .mcs file (one containing " | ||
| - | * Make sure that the FPGA has been programmed by verifying that the **DONE** LED is illuminated on the [[adi> | + | * Make sure that the FPGA has been programmed by verifying that the **DONE** LED is illuminated on the [[adi> |
resources/eval/ad9681-125ebz.1393468041.txt.gz · Last modified: 27 Feb 2014 03:27 by Doug Ito