Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Last revisionBoth sides next revision
resources:eval:ad9083 [09 Jan 2021 17:43] – [Evaluation] Alex Arrantsresources:eval:ad9083 [23 Mar 2021 13:17] – [External Trigger] minor grammatical changes Umesh Jayamohan
Line 14: Line 14:
 ===== Hardware Needed =====     ===== Hardware Needed =====    
   * AD9083EBZ Evaluation Board   * AD9083EBZ Evaluation Board
-  * [[ADS8-V3EBZ]] HIGH SPEED CARRIER CARD+  * [[ADS8-V3EBZ]] High Speed Carrier Card
  
 ===== Software Needed =====  ===== Software Needed ===== 
-  * [[https://wiki.analog.com/resources/tools-software/ace|ACE]]+  * [[/resources/tools-software/ace|ACE]]
  
 ===== Helpful Documents ===== ===== Helpful Documents =====
Line 37: Line 37:
 To ensure proper connection between the microSD card and the To ensure proper connection between the microSD card and the
 MicroZed™ board, follow these steps: MicroZed™ board, follow these steps:
-  -Locate the microSD card labeled HSX from the contents of ADS8-V3EBZ packaging.+  -Locate the microSD card labeled ADS8-HSx from the contents of ADS8-V3EBZ packaging.
   -Connect the microSD card to the MicroZed™ board (the contacts of the microSD card are face up).    -Connect the microSD card to the MicroZed™ board (the contacts of the microSD card are face up). 
   -As a precaution, ensure that the MicroZed™ board is seated properly on the ADS8-V3EBZ. Only a visual inspection is needed.    -As a precaution, ensure that the MicroZed™ board is seated properly on the ADS8-V3EBZ. Only a visual inspection is needed. 
 +
 +{{:resources:eval:ad9083:sd-card-location.jpg?400|}}
 +
 +//Figure 2. MicroSD Card Slot in MicroZed Board //
  
 **Configure the Network Interface to the MicroZed™ Board** **Configure the Network Interface to the MicroZed™ Board**
Line 81: Line 85:
 {{:resources:eval:ad9083:manage_plugins.png?600|}}  {{:resources:eval:ad9083:manage_plugins.png?600|}} 
  
-//Figure 2. ACE Manage Plug-ins Window//+//Figure 3. ACE Manage Plug-ins Window//
  
 **Plugin Installation from the Web** **Plugin Installation from the Web**
Line 106: Line 110:
 {{:resources:eval:ad9083:attached-hardware.png?600|}} {{:resources:eval:ad9083:attached-hardware.png?600|}}
  
-//Figure 3. AD9083EBZ Evaluation Board and ADS8-V3EBZ Data Capture Board //+//Figure 4. AD9083EBZ Evaluation Board and ADS8-V3EBZ Data Capture Board //
  
 **Board View** **Board View**
Line 117: Line 121:
 {{:resources:eval:ad9083:ad9083_-_2_narrow_bw_mode_startup_wizzard.png?800|}} {{:resources:eval:ad9083:ad9083_-_2_narrow_bw_mode_startup_wizzard.png?800|}}
  
-//Figure 4. AD9083EBZ Evaluation Board Quick Configuration//+//Figure 5. AD9083EBZ Evaluation Board Quick Configuration//
  
 **Chip View** **Chip View**
Line 125: Line 129:
 {{:resources:eval:ad9083:ad9083_-_4_narrow_bw_mode_ad9083.png?600|}} {{:resources:eval:ad9083:ad9083_-_4_narrow_bw_mode_ad9083.png?600|}}
  
-//Figure 5. AD9083EBZ Evaluation Board Quick Configuration//+//Figure 6. AD9083EBZ Evaluation Board Quick Configuration//
  
 ===== Evaluation ===== ===== Evaluation =====
Line 154: Line 158:
 {{:resources:eval:ad9083:wide_BW_mode.PNG?600|Figure 6. AD9083EBZ Wide Bandwidth Real Output Mode Typical FFT}} {{:resources:eval:ad9083:wide_BW_mode.PNG?600|Figure 6. AD9083EBZ Wide Bandwidth Real Output Mode Typical FFT}}
  
-//Figure 6. AD9083EBZ Typical FFT //+//Figure 7. AD9083EBZ Wide Bandwidth Real Output Mode Typical FFT //
  
 **Narrow Bandwidth Complex Output Mode** **Narrow Bandwidth Complex Output Mode**
Line 183: Line 187:
 {{:resources:eval:ad9083:narrow_BW_mode.PNG?600|Figure 6. AD9083EBZ Narrow Bandwidth Complex Output Mode Typical FFT}} {{:resources:eval:ad9083:narrow_BW_mode.PNG?600|Figure 6. AD9083EBZ Narrow Bandwidth Complex Output Mode Typical FFT}}
  
-//Figure 7. AD9083EBZ Typical FFT //+//Figure 8. AD9083EBZ Narrow Bandwidth Complex Output Mode Typical FFT // 
 + 
 +**Precision Time Domain Mode** 
 + 
 +Parameters: 
 +  * Sample rate = 1 GSPS. 
 +  * On-chip PLL reference = 125 MHz.(Provided by the on-board AD9528) 
 +  * VMAX = 1.8 V. 
 +  * RTERM = 100 Ω. 
 +  * fC = 800 MHz. 
 +  * High Performance Mode = False 
 +  * Fin Max = 50 MHz (sample rate/20). 
 +  * Backoff = 0 
 +  * # ADC Channels = 16 
 +  * Bypass CIC = False 
 +  * CIC decimator = 8. 
 +  * Use Mixer? = False 
 +  * Decimate by J = Bypass (Decimate by 1) 
 +  * jtx_subclasv_cfg = 0 
 +  * Lanes (L) = 3 
 +  * Virtual Converters (M) = 16 
 +  * (Octets/Frame)/Lane(F) = 8 
 +  * Bits Packed (NP) = 12 
 +  * Resolution Bits (N) = 12 
 +  * Frames in a multi-frame (K) = 32 
 +  * 3 lanes at 10 Gbps each. 
 + 
 +  -Configure the AD9083 and AD9528 using the AD9083EBZSTARTUP WIZARD using the parameters listed above. 
 +  -Click "Apply". It will take several moments for the configuration to complete. 
 +  -Navigate to Analysis 
 +  -Click "Run Once" 
 + 
 +You should see an FFT after setting up the board as shown and running the macro.  
 +{{:resources:eval:ad9083:ad9083_PTD.PNG?600|Figure 6. AD9083EBZ Narrow Bandwidth Complex Output Mode Typical FFT}} 
 + 
 +//Figure 9. AD9083EBZ Precision Time Domain Mode Typical FFT // 
 +===== External Trigger ===== 
 +SMA connector J2 on the ADS8v3 can be used as an optional trigger so that the data capture start time can be controlled. The trigger requires a 1.8V active high pulse width that is longer than the FPGA internal peripheral clock, which has a frequency of 50 MHz.  
 +To enable the external trigger: 
 + 
 +1. Click on "Navigate to FPGA SPI" on the block diagram of the AD9083 Chip View 
 +{{:resources:eval:ad9083:navigate_to_fpga_spi.png?396|}} 
 + 
 +2. Click on the "+" sign next to Address (Hex) 0106. 
 +{{:resources:eval:ad9083:0106.png?555|}} 
 + 
 +3. Click on the "0" that is on the same row as "ext_trig_en". The 0 will change to a 1. 
 +{{:resources:eval:ad9083:ext_trig_en.png?1652|}} 
 + 
 +4. Click "Apply Changes" 
 +{{:resources:eval:ad9083:apply_changes.png?94|}} 
 + 
 +SMA connector J3 is normally used as a system ready indicator. It indicates that the FPGA is ready to accept an external trigger. 
  
 +To capture data, click on "Run Once" as normal. Capture will begin once 1.8V is detected on connector J2 of the ADS8v3.
  
 ===== Troubleshooting Notes ===== ===== Troubleshooting Notes =====
resources/eval/ad9083.txt · Last modified: 05 Jan 2022 16:45 by Brigid Duggan

Page Tools