Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revisionBoth sides next revision
resources:eval:ad6688-3000ebz [11 May 2017 21:46] Ryan Chojnackiresources:eval:ad6688-3000ebz [11 May 2017 22:16] Ryan Chojnacki
Line 126: Line 126:
   * Check the PLL Locked indicator (see Figure 16) or register 0x056F (PLL Status). If the light is green / if the register reads back 0x80, the PLL is locked. If it is not locked:   * Check the PLL Locked indicator (see Figure 16) or register 0x056F (PLL Status). If the light is green / if the register reads back 0x80, the PLL is locked. If it is not locked:
     * Check the clock being inputted to connector J201 (in this guide, 3 GHz).     * Check the clock being inputted to connector J201 (in this guide, 3 GHz).
-    * Check the JESD settings under the Initial Configuration. Reference the AD9208 datasheet for supported lane options.+    * Check the JESD settings under the Initial Configuration. Reference the AD6688 datasheet for supported lane options.
     * Check the reference clock and make sure it matches your JESD settings.      * Check the reference clock and make sure it matches your JESD settings. 
     * Make sure P100 (Power Down / Standby Jumper, see Figure 6) is not jumped.      * Make sure P100 (Power Down / Standby Jumper, see Figure 6) is not jumped. 
  
resources/eval/ad6688-3000ebz.txt · Last modified: 21 Nov 2022 06:45 by John Xavier Toledo