Analog.com
Engineer
Zone
Analog
Dialogue
Log In
<- Return to previous page
Company
Products
Applications
Design Center
Education
Support
Engineer
Zone
Analog
Dialogue
Wiki
Wiki
Resources and Tools
Evaluation Boards & Kits
FPGA Reference Designs
Quick Start Guides
Linux Software Drivers
Microcontroller Software Drivers
ACE Software
Technical Guides
Education Content
University Program Overview
ADALM1000 (M1k) Active Learning Module
ADALM2000 (M2k) Active Learning Module
ADALP2000 Parts kit for Circuits
ADALM-PLUTO SDR Active Learning Module
Teaching and Lab Materials
Wiki Help
Help
About Wiki
Playground
Wiki Site Map
Wiki Tools
Recent Changes
Media Manager
Sitemap
Analog Devices Wiki
Analog Devices Wiki
Resources and Tools
Evaluation Boards & Kits
FPGA Reference Designs
Quick Start Guides
Linux Software Drivers
Microcontroller Software Drivers
ACE Software
Technical Guides
Education Content
University Program Overview
ADALM1000 (M1k) Active Learning Module
ADALM2000 (M2k) Active Learning Module
ADALP2000 Parts kit for Circuits
ADALM-PLUTO SDR Active Learning Module
Teaching and Lab Materials
Wiki Help
Help
About Wiki
Playground
Wiki Site Map
Wiki Tools
Recent Changes
Media Manager
Sitemap
This version (
09 Feb 2021 21:14
) was
approved
by
Robin Getz
.
The
Previously approved version
(27 Jan 2021 23:04) is available.
ADALM-PLUTO Detailed Specifications
Features List:
ADI AD9363, RF Agile Transceiver
:
1 Transmit, 1 Receive channel (with separate tuning frequencies)
Tuning range: 325
MHz
- 3.8
GHz
2.4 Hz LO step size
Tunable channel bandwidth: 200
kHz
- 20
MHz
Integrated 12-bit DACs (Tx) and ADCs (Rx)
Variable output data rates: 61.44
MSPS
- 65.1
kSPS
Modulation Accuracy (EVM): ≤−40
dB
(typical, not measured on every unit)
Internal I/Q correction and calibration
Tx to Rx Isolation:
Tx Specifications
Maximum Output Power:
Rx Specifications
Min sensitivity:
RX gain control: 0 to +74.5dB (800
MHz
)
Manual Modes
Slow Attack
Fast Attack
Received Signal Strength Indicator: 100
dB
(±2
dB
)
Xilinx Zynq
XC7Z010-1CLG225C
Zynq-7000 All Programmable SoC Overview
Datasheet
FPGA
Logic Cells: 28k
Block RAM: 2.1Mb
DSP
Slices 80
ARM Processing System
Single-core ARM® Cortex™-A9 MPCore™
667
MHz
USB
2.0 (included in the Zynq)
streams up to 4MSPS with no dropped samples
Memory
Micron DDR3L
MT41K256M16TW-107
1066
Mbps
(16-bit interface)
512 MBytes
Micron Serial Flash
MT25QU256ABA8E12-1SIT
32 Mbyte
Quad I/O provides throughput up to 54 MBps
Minimum 100,000 ERASE cycles (don't update the firmware more times than this)
Power
Completely self powered from
USB
Optional power connector
university/tools/pluto/devs/specs.txt
· Last modified: 09 Feb 2021 21:14 by
Robin Getz
Page Tools
View Source
History
Backlinks
Fold/unfold all
[ Back to top ]