Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
university:courses:electronics:electronics-lab-3m [12 Jul 2019 13:00]
Pop Andreea [Activity 3-M. The MOS transistor connected as a diode]
university:courses:electronics:electronics-lab-3m [14 Nov 2019 16:13]
Antoniu Miclaus
Line 9: Line 9:
 Solder-less Breadboard\\ Solder-less Breadboard\\
 1 - 100Ω Resistor\\ 1 - 100Ω Resistor\\
-1 - Small signal enhancement mode NMOS transistor ​(CD4007 CMOS array)\\ +1 - ZVN2110A ​NMOS transistor\\ 
-1 - Small signal enhancement mode PMOS transistor ​(CD4007 CMOS array)\\ +1 - ZVP2110A ​PMOS transistor\\
- +
-{{ :​university:​courses:​electronics:​a3m_f0.png?​500 |}} +
- +
-<WRAP centeralign>​ CD4007 CMOS array pinout </​WRAP>​+
  
 ===== NMOS Directions: ===== ===== NMOS Directions: =====
  
-The current vs. voltage characteristics of the gate source of an enhancement mode NMOS transistor can be measured using the ADALM2000 Lab hardware and the following connections. Set up the breadboard with the waveform generator, W1, attached to one end of resistor R<​sub>​1</​sub>​. Also connect scope input 2+ here. Connect the Gate and Drain of M<​sub>​1</​sub>​ to the opposite end of R<​sub>​1</​sub>​ as shown in the diagram. The Source of M<​sub>​1</​sub>​ is connected to Vn (V<​sub>​SS</​sub>​ pin 7). Connect scope input 2- and scope input 1+ to the gate - drain node of M<​sub>​1</​sub> ​(pins 6 and 8 for example). (Scope input 1- is best grounded as well to reduce noise pickup). Remember to ensure that both power supply pins (device backgates), V<​sub>​SS</​sub>​ pin 7 and V<​sub>​DD</​sub>​ pin 14 are connected appropriately to Vn and Vp respectively. All other pins can be left floating. Be sure that the power supplies ​(Vp and Vn) are turned off while you build your circuit. Once you are sure all your connections are correct then turn on the supplies+The current vs. voltage characteristics of the gate source of an enhancement mode NMOS transistor can be measured using the ADALM2000 Lab hardware and the following connections. Set up the breadboard with the waveform generator, W1, attached to one end of resistor R<​sub>​1</​sub>​. Also connect scope input 2+ here. Connect the Gate and Drain of M<​sub>​1</​sub>​ to the opposite end of R<​sub>​1</​sub>​ as shown in the diagram. The Source of M<​sub>​1</​sub>​ is connected to Vn. Connect scope input 2- and scope input 1+ to the gate - drain node of M<​sub>​1</​sub>​. (Scope input 1- is best grounded as well to reduce noise pickup). Be sure that the power supply ​(Vn) is turned off while you build your circuit. Once you are sure all your connections are correct then turn on the supply
  
 {{ :​university:​courses:​electronics:​a3m_f1.png?​500 |}} {{ :​university:​courses:​electronics:​a3m_f1.png?​500 |}}
Line 26: Line 22:
 ===== Hardware Setup: ===== ===== Hardware Setup: =====
  
-The waveform generator should be configured for a 100 Hz triangle wave with 10 volt amplitude and 0 offset. The differential scope channel 2 (2+, 2-) measures the current in the resistor (and in the transistor). The Single ended input of scope channel 1 (1+) is connected to measure the voltage across the transistor. The current flowing through the transistor is the voltage difference 2+ and 2- divided by the resistor value (100Ω).+The waveform generator should be configured for a 100 Hz triangle wave with 10 volt amplitude ​peak-to-peak ​and 0 offset. The differential scope channel 2 (2+, 2-) measures the current in the resistor (and in the transistor). The Single ended input of scope channel 1 (1+) is connected to measure the voltage across the transistor. The current flowing through the transistor is the voltage difference 2+ and 2- divided by the resistor value (100Ω).
  
 {{:​university:​courses:​electronics:​nmos_diode-bb.png|}} {{:​university:​courses:​electronics:​nmos_diode-bb.png|}}
Line 43: Line 39:
  
 By plotting the data measured for I<​sub>​D</​sub>​ vs V<​sub>​GS</​sub>,​ find and report values of V<​sub>​TH</​sub>​ and K (W/L). By plotting the data measured for I<​sub>​D</​sub>​ vs V<​sub>​GS</​sub>,​ find and report values of V<​sub>​TH</​sub>​ and K (W/L).
- 
-Are these V<​sub>​TH</​sub>​ and K (W/L) values consistent with your measurements on the other two NMOS transistors on the chip? 
  
 ===== PMOS Directions: ===== ===== PMOS Directions: =====
  
-Repeat the experiment using one of the PMOS devices in the CD4007. The connections are similar and as shown on figure ​below. You may notice that the polarity of the scope inputs has been reversed in this case. This is so that the direction of the voltage and currents on the scope screen will be similar to the NMOS case. The Source of M<​sub>​1</​sub>​ is connected to Vp (V<​sub>​DD</​sub>​ pin 14).Connect scope input 2+ and scope input 1- to the gate - drain node of M1 (pins 6 and 13 for example). Remember to ensure that both supply pins (device backgates), V<​sub>​SS</​sub>​ pin 7 and V<​sub>​DD</​sub>​ pin 14 are connected appropriately to Vn and Vp respectively. All other pins can be left floating. Be sure that the power supplies ​(Vp and Vnare turned off while you build your circuit. Once you are sure all your connections are correct then turn on the supplies. ​+Repeat the experiment using the PMOS device. The connections are similar and as shown on figure ​below. You may notice that the polarity of the scope inputs has been reversed in this case. This is so that the direction of the voltage and currents on the scope screen will be similar to the NMOS case. The Source of M<​sub>​1</​sub>​ is connected to Vp. Connect scope input 2+ and scope input 1- to the gate - drain node of M1. Be sure that the power supply ​(Vp) is turned off while you build your circuit. Once you are sure all your connections are correct then turn on the supplies. ​
  
 {{ :​university:​courses:​electronics:​a3m_f2.png?​500 |}} {{ :​university:​courses:​electronics:​a3m_f2.png?​500 |}}
Line 56: Line 50:
 ===== Hardware Setup: ===== ===== Hardware Setup: =====
  
-The waveform generator should be configured for a 100 Hz triangle wave with 10 volt amplitude and 0 offset. The differential scope channel 2 (2+, 2-) measures the current in the resistor (and in the transistor). The Single ended input of scope channel 1 (1-) is connected to measure the voltage across the transistor. The current flowing through the transistor is the voltage difference 2+ and 2- divided by the resistor value (100Ω).+The waveform generator should be configured for a 100 Hz triangle wave with 10 volt amplitude ​peak-to-peak ​and 0 offset. The differential scope channel 2 (2+, 2-) measures the current in the resistor (and in the transistor). The Single ended input of scope channel 1 (1-) is connected to measure the voltage across the transistor. The current flowing through the transistor is the voltage difference 2+ and 2- divided by the resistor value (100Ω).
  
 {{:​university:​courses:​electronics:​pmos_diode-bb.png|}} {{:​university:​courses:​electronics:​pmos_diode-bb.png|}}
  
-<WRAP centeralign>​ Figure 5 NMOS diode Breadboard Circuit </​WRAP>​+<WRAP centeralign>​ Figure 5 PMOS diode Breadboard Circuit </​WRAP>​
  
 ===== Procedure: ===== ===== Procedure: =====
Line 68: Line 62:
 <WRAP centeralign>​{{:​university:​courses:​electronics:​pmos_diode_c_vs_v-wav.png?​600|}}</​WRAP>​ <WRAP centeralign>​{{:​university:​courses:​electronics:​pmos_diode_c_vs_v-wav.png?​600|}}</​WRAP>​
  
-<WRAP centeralign>​ Figure ​3 NMOS diode XY plot </​WRAP>​+<WRAP centeralign>​ Figure ​6 PMOS diode XY plot </​WRAP>​
  
 ===== Questions: ===== ===== Questions: =====
  
 By plotting the data measured for I<​sub>​D</​sub>​ vs V<​sub>​GS</​sub>,​ find and report values of V<​sub>​TH</​sub>​ and K (W/L). By plotting the data measured for I<​sub>​D</​sub>​ vs V<​sub>​GS</​sub>,​ find and report values of V<​sub>​TH</​sub>​ and K (W/L).
- 
-Are these V<​sub>​TH</​sub>​ and K (W/L) values consistent with your measurements on the other two PMOS transistors on the chip? 
  
 How do the V<​sub>​TH</​sub>​ and K (W/L) values for the NMOS and PMOS compare? How do the V<​sub>​TH</​sub>​ and K (W/L) values for the NMOS and PMOS compare?
university/courses/electronics/electronics-lab-3m.txt · Last modified: 25 Jun 2020 22:07 (external edit)