Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
university:courses:electronics:electronics-lab-30 [24 Jul 2017 16:13] – change amplitude value to peak-peak Antoniu Miclausuniversity:courses:electronics:electronics-lab-30 [14 Jun 2022 14:12] (current) – [Background:] Doug Mercer
Line 19: Line 19:
 terminal of the PMOS on pin 12. terminal of the PMOS on pin 12.
  
-{{ :university:courses:electronics:cd4007.png?300 |}}+{{ :university:courses:alm1k:cd4007_pinout.png?400 |}}
  
 <WRAP centeralign> Figure 1: CD4007 functional diagram. </WRAP> <WRAP centeralign> Figure 1: CD4007 functional diagram. </WRAP>
Line 75: Line 75:
 used to monitor the inputs and outputs of the circuit as needed. The fixed +5 V power supply is to be  used to monitor the inputs and outputs of the circuit as needed. The fixed +5 V power supply is to be 
 used to power your circuit. The fixed -5V supply should be disabled during this Lab. used to power your circuit. The fixed -5V supply should be disabled during this Lab.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_hardware_setup.png |}}
 +
 +<WRAP centeralign> Figure 4, Exclusive OR and XNOR gate breadboard circuit </WRAP>
  
 =====Procedure:===== =====Procedure:=====
Line 85: Line 89:
 First apply logic Low to A by opening the AWG control screen and setting AWG1 to 0 V DC. Apply logic low  First apply logic Low to A by opening the AWG control screen and setting AWG1 to 0 V DC. Apply logic low 
 to the B input by setting AWG2 to 0 V DC. to the B input by setting AWG2 to 0 V DC.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_scopeshot1.png |}}
 +<WRAP centeralign> Figure 5, Cout and Cbar output </WRAP>
  
 Observe the output C of the gate on scope Channel 1. A steady DC voltage should appear on the scope  Observe the output C of the gate on scope Channel 1. A steady DC voltage should appear on the scope 
Line 100: Line 107:
 needed. needed.
  
-Now configure both AWG channels as square waves with 5 V amplitudes and 2.5 V offsets ( 0 to 5 V +Now configure both AWG channels as square waves with 5 V amplitudes peak-to-peak and 2.5 V offsets ( 0 to 5 V 
 swings). Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Be sure to set  swings). Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Be sure to set 
 the AWGs to run synchronously. the AWGs to run synchronously.
Line 147: Line 154:
  
 {{ :university:courses:electronics:axor_f4.png?600 |}} {{ :university:courses:electronics:axor_f4.png?600 |}}
- +<WRAP centeralign> Figure 6: XOR Gate phase detector </WRAP>
-<WRAP centeralign> Figure 4, XOR Gate phase detector </WRAP>+
  
 =====Hardware Setup:===== =====Hardware Setup:=====
  
-Configure both AWG channels as square waves with 5 V amplitudes and 2.5 V offsets ( 0 to 5 V swings).  +Configure both AWG channels as square waves with 5 V amplitudes peak-to-peak and 2.5 V offsets ( 0 to 5 V swings).  
-Set both AWG1 and AWG2 to a frequency of 10 KHz. Also be sure to start with the phase of both AWG1 and +Set both AWG1 and AWG2 to a frequency of KHz. Also be sure to start with the phase of both AWG1 and 
 AWG2 set to 0°. Be sure to set the AWGs to run synchronously. AWG2 set to 0°. Be sure to set the AWGs to run synchronously.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_hardware_setup2.png |}}
 +<WRAP centeralign> Figure 7: XOR Gate phase detector breadboard circuit </WRAP>
  
 =====Procedure:===== =====Procedure:=====
Line 163: Line 172:
 AWG 2 to the values listed in the table and record the DC voltage you observe at the output of the phase  AWG 2 to the values listed in the table and record the DC voltage you observe at the output of the phase 
 detector. detector.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_scopeshot2.png |}}
 +<WRAP centeralign> Figure 8: XOR Gate phase detector sample output </WRAP>
  
 ^AWG1 Phase^AWG2 Phase^Output Voltage^ ^AWG1 Phase^AWG2 Phase^Output Voltage^
Line 188: Line 200:
 as a 74HC04 or CD4049. The CD4066 quad SPST switch could also serve as an alternative to the switches  as a 74HC04 or CD4049. The CD4066 quad SPST switch could also serve as an alternative to the switches 
 built from the CD4007. built from the CD4007.
 +
 +<WRAP round download>
 +**Resources:**
 +  * Fritzing files: [[downgit>education_tools/tree/master/m2k/fritzing/cmos_trans_gate_xor_bb | cmos_trans_gate_xor_bb]]
 +  * Ltspice files: [[downgit>education_tools/tree/master/m2k/ltspice/cmos_trans_gate_xor_ltspice | cmos_trans_gate_xor_ltspice]]
 +</WRAP>
  
 **For Further Reading:** **For Further Reading:**
university/courses/electronics/electronics-lab-30.1500905639.txt.gz · Last modified: 24 Jul 2017 16:13 by Antoniu Miclaus