Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision		Previous revision
university:courses:electronics:electronics-lab-30 [20 Dec 2013 16:39] – created Doug Merceruniversity:courses:electronics:electronics-lab-30 [14 Jun 2022 14:12] (current) – [Background:] Doug Mercer
Line 11: Line 11:
  
 To construct the logic functions in this lab activity you will be using the CD4007 CMOS array and  To construct the logic functions in this lab activity you will be using the CD4007 CMOS array and 
-discrete NMOS and PMOS transistors (ZVN2110A NMOS and ZVP2110A PMOS) from the Analog Parts Kit. The +discrete NMOS and PMOS transistors (ZVN2110A NMOS and ZVP2110A PMOS) from the ADALP2000 Analog Parts Kit. The 
 CD4007 consists of 3 pairs of complimentary MOSFETs, as shown in figure 1. Each pair shares a common  CD4007 consists of 3 pairs of complimentary MOSFETs, as shown in figure 1. Each pair shares a common 
 gate (pins 6,3,10). The substrates of all PMOSFETs are common (positive supply pin 14), as well as those  gate (pins 6,3,10). The substrates of all PMOSFETs are common (positive supply pin 14), as well as those 
Line 19: Line 19:
 terminal of the PMOS on pin 12. terminal of the PMOS on pin 12.
  
-{{ :university:courses:electronics:cd4007.png?300 |}}+{{ :university:courses:alm1k:cd4007_pinout.png?400 |}}
  
 <WRAP centeralign> Figure 1: CD4007 functional diagram. </WRAP> <WRAP centeralign> Figure 1: CD4007 functional diagram. </WRAP>
Line 44: Line 44:
  
 =====Materials:===== =====Materials:=====
- +ADALM2000 Active Learning Module\\
-Analog Discovery Instrument\\+
 Solder-less Breadboard \\ Solder-less Breadboard \\
 1 CD4007 ( CMOS array)\\ 1 CD4007 ( CMOS array)\\
Line 61: Line 60:
 Build the XOR/XNOR circuit shown in figure 3 on your solder-less breadboard. Use the CD4007 CMOS array  Build the XOR/XNOR circuit shown in figure 3 on your solder-less breadboard. Use the CD4007 CMOS array 
 for devices M<sub>1-6</sub> and one ZVN2110A NMOS and ZVP2110A PMOS for each of the two inverter stages  for devices M<sub>1-6</sub> and one ZVN2110A NMOS and ZVP2110A PMOS for each of the two inverter stages 
-M<sub>7,8</sub> and M<sub>9,10</sub>. Use the fixed +5 V power supply from Analog Discovery to power +M<sub>7,8</sub> and M<sub>9,10</sub>. Use the fixed +5 V power supply from ADALM2000 to power 
 your circuit. your circuit.
  
Line 76: Line 75:
 used to monitor the inputs and outputs of the circuit as needed. The fixed +5 V power supply is to be  used to monitor the inputs and outputs of the circuit as needed. The fixed +5 V power supply is to be 
 used to power your circuit. The fixed -5V supply should be disabled during this Lab. used to power your circuit. The fixed -5V supply should be disabled during this Lab.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_hardware_setup.png |}}
 +
 +<WRAP centeralign> Figure 4, Exclusive OR and XNOR gate breadboard circuit </WRAP>
  
 =====Procedure:===== =====Procedure:=====
Line 86: Line 89:
 First apply logic Low to A by opening the AWG control screen and setting AWG1 to 0 V DC. Apply logic low  First apply logic Low to A by opening the AWG control screen and setting AWG1 to 0 V DC. Apply logic low 
 to the B input by setting AWG2 to 0 V DC. to the B input by setting AWG2 to 0 V DC.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_scopeshot1.png |}}
 +<WRAP centeralign> Figure 5, Cout and Cbar output </WRAP>
  
 Observe the output C of the gate on scope Channel 1. A steady DC voltage should appear on the scope  Observe the output C of the gate on scope Channel 1. A steady DC voltage should appear on the scope 
Line 101: Line 107:
 needed. needed.
  
-Now configure both AWG channels as square waves with 2.5 V amplitudes and 2.5 V offsets ( 0 to 5 V +Now configure both AWG channels as square waves with 5 V amplitudes peak-to-peak and 2.5 V offsets ( 0 to 5 V 
 swings). Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Be sure to set  swings). Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Be sure to set 
 the AWGs to run synchronously. the AWGs to run synchronously.
Line 148: Line 154:
  
 {{ :university:courses:electronics:axor_f4.png?600 |}} {{ :university:courses:electronics:axor_f4.png?600 |}}
- +<WRAP centeralign> Figure 6: XOR Gate phase detector </WRAP>
-<WRAP centeralign> Figure 4, XOR Gate phase detector </WRAP>+
  
 =====Hardware Setup:===== =====Hardware Setup:=====
  
-Configure both AWG channels as square waves with 2.5 V amplitudes and 2.5 V offsets ( 0 to 5 V swings).  +Configure both AWG channels as square waves with 5 V amplitudes peak-to-peak and 2.5 V offsets ( 0 to 5 V swings).  
-Set both AWG1 and AWG2 to a frequency of 10 KHz. Also be sure to start with the phase of both AWG1 and +Set both AWG1 and AWG2 to a frequency of 1 KHz. Also be sure to start with the phase of both AWG1 and 
 AWG2 set to 0°. Be sure to set the AWGs to run synchronously. AWG2 set to 0°. Be sure to set the AWGs to run synchronously.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_hardware_setup2.png |}}
 +<WRAP centeralign> Figure 7: XOR Gate phase detector breadboard circuit </WRAP>
  
 =====Procedure:===== =====Procedure:=====
Line 164: Line 172:
 AWG 2 to the values listed in the table and record the DC voltage you observe at the output of the phase  AWG 2 to the values listed in the table and record the DC voltage you observe at the output of the phase 
 detector. detector.
 +
 +{{ :university:courses:electronics:cmos_logic_gate_xor_and_xnor_scopeshot2.png |}}
 +<WRAP centeralign> Figure 8: XOR Gate phase detector sample output </WRAP>
  
 ^AWG1 Phase^AWG2 Phase^Output Voltage^ ^AWG1 Phase^AWG2 Phase^Output Voltage^
Line 176: Line 187:
 Table 2 Phase detector output vs phase Table 2 Phase detector output vs phase
  
-Manually sweeping the phase of AWG 2 with respect to AWG1 and be tedious and time consuming. A link to a  
-short Python 2.7 program is provided below. The program steps the phase of AWG2 in one degree increments  
-from 0 to 360 and plots the DC voltage measured on scope channel 1. When using the program be sure that  
-AWG1 is connected to the A input and AWG2 is connected to the B input and scope channel 1 is connected  
-to the filtered output. The program can also data log the measured voltages to a file by clicking on the  
-Start Data Log check box before starting a sweep. 
  
-Figure 5 below is a screen shot of the phase sweep program. 
- 
-{{ :university:courses:electronics:axor_f5.jpg?500 |}} 
- 
-<WRAP centeralign> Figure 5, Screen shot of phase sweep program </WRAP> 
- 
-Python phase sweep {{:university:courses:electronics:xor_phase_sweep.zip|program link}}. 
  
 =====Questions:===== =====Questions:=====
Line 202: Line 200:
 as a 74HC04 or CD4049. The CD4066 quad SPST switch could also serve as an alternative to the switches  as a 74HC04 or CD4049. The CD4066 quad SPST switch could also serve as an alternative to the switches 
 built from the CD4007. built from the CD4007.
 +
 +<WRAP round download>
 +**Resources:**
 +  * Fritzing files: [[downgit>education_tools/tree/master/m2k/fritzing/cmos_trans_gate_xor_bb | cmos_trans_gate_xor_bb]]
 +  * Ltspice files: [[downgit>education_tools/tree/master/m2k/ltspice/cmos_trans_gate_xor_ltspice | cmos_trans_gate_xor_ltspice]]
 +</WRAP>
  
 **For Further Reading:** **For Further Reading:**
university/courses/electronics/electronics-lab-30.1387553999.txt.gz · Last modified: 20 Dec 2013 16:39 by Doug Mercer

Page Tools