Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
university:courses:electronics:electronics-lab-29 [13 Dec 2017 04:06]
Trecia Agoylo
university:courses:electronics:electronics-lab-29 [06 Sep 2022 08:58] (current)
Antoniu Miclaus
Line 7: Line 7:
 =====Background:​===== =====Background:​=====
  
-To construct the logic functions in this lab activity you will be using the CD4007 CMOS array and discrete NMOS and PMOS transistors (ZVN2110A NMOS and ZVP2110A PMOS) from the ADALP2000 Analog Parts Kit. The CD4007 consists of 3 pairs of complimentary MOSFETs, as shown in figure 1. Each pair shares a common gate (pins 6,3,10). The substrates of all PMOSFETs are common (positive supply pin 14), as well as those of the NMOSFETs (ground pin 7). For the left pair, the NMOS Source terminal is tied to the NMOS substrate (pin 7), and the PMOS Source terminal is tied to PMOS substrate (pin 14). The other two pairs are more general purpose. For the right pair, the Drain terminal of the NMOS is tied to the  ​+To construct the logic functions in this lab activity you will be using the CD4007 CMOS array and discrete NMOS and PMOS transistors (ZVN2110A NMOS and ZVP2110A PMOS) from the ADALP2000 Analog Parts Kit. The CD4007 consists of 3 pairs of complimentary MOSFETs, as shown in figure 1. Each pair shares a common gate (pins 6,3,10). The substrates of all PMOSFETs are common (positive supply pin 14), as well as those of the NMOSFETs (ground pin 7). For the left pair, the NMOS Source terminal is tied to the NMOS substrate (pin 7), and the PMOS Source terminal is tied to PMOS substrate (pin 14). The other two pairs are more general purpose. For the right pair, the Drain terminal of the NMOS is tied to the to the Drain terminal of the PMOS on pin 12.  
  
-{{ :​university:​courses:​electronics:cd4007.png?400 |}}+{{ :​university:​courses:​alm1k:cd4007_pinout.png?400 |}}
  
 <WRAP centeralign>​ Figure 1: CD4007 functional diagram. </​WRAP>​ <WRAP centeralign>​ Figure 1: CD4007 functional diagram. </​WRAP>​
Line 62: Line 62:
 <WRAP centeralign>​ Figure 5 Scopy screenshot </​WRAP>​ <WRAP centeralign>​ Figure 5 Scopy screenshot </​WRAP>​
  
-Now configure both AWG channels as square waves with 5 V amplitudes. Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Set the phase of AWG2 to 0 degrees. Be sure to set the AWGs to run synchronously.+Now configure both AWG channels as square waves with 5 V amplitudes ​peak-to-peak. Set AWG1 to a frequency of 1 KHz and AWG2 to a frequency of 2 KHz or twice AWG1. Set the phase of AWG2 to 0 degrees. Be sure to set the AWGs to run synchronously.
  
 Observe the Q output on the scope screen with respect to the signals seen at the CLK and D inputs. Capture the various waveforms and save a screen shot for inclusion in your lab report. Observe the Q output on the scope screen with respect to the signals seen at the CLK and D inputs. Capture the various waveforms and save a screen shot for inclusion in your lab report.
Line 111: Line 111:
  
 The pair of inverters made using the four individual NMOS and PMOS transistors (ZVN2110A and ZVP2110A) could also be constructed from a second CD4007 IC or could be CMOS inverters from a Hex Inverter IC such as a 74HC04 or CD4049. The pair of inverters made using the four individual NMOS and PMOS transistors (ZVN2110A and ZVP2110A) could also be constructed from a second CD4007 IC or could be CMOS inverters from a Hex Inverter IC such as a 74HC04 or CD4049.
 +
 +<WRAP round download>​
 +**Resources:​**
 +  * Fritzing files: [[downgit>​education_tools/​tree/​master/​m2k/​fritzing/​cmos_dtype_latch_bb | cmos_dtype_latch_bb]]
 +  * LTSpice files: [[downgit>​education_tools/​tree/​master/​m2k/​ltspice/​cmos_dtype_latch_ltspice | cmos_dtype_latch_ltspice]]
 +</​WRAP>​
  
 **For Further Reading:** **For Further Reading:**
  
-Electronic Latches [[http://​en.wikipedia.org/​wiki/​Flip-flop_(electronics)]]+Electronic Latches [[wp>Flip-flop_(electronics)]]
  
 **Return to Lab Activity [[university:​courses:​electronics:​labs|Table of Contents]].** **Return to Lab Activity [[university:​courses:​electronics:​labs|Table of Contents]].**
university/courses/electronics/electronics-lab-29.1513134386.txt.gz · Last modified: 13 Dec 2017 04:06 by Trecia Agoylo