Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
university:courses:alm1k:circuits1:alm-cir-diode-rectifier [10 May 2019 12:42] – [Questions:] Antoniu Miclausuniversity:courses:alm1k:circuits1:alm-cir-diode-rectifier [03 Nov 2021 20:29] (current) – [Activity: Diode Rectifiers] Doug Mercer
Line 1: Line 1:
-======Activity: Diode Rectifiers======+======Activity: Diode Rectifiers, For ADALM1000======
  
 =====Objective:===== =====Objective:=====
Line 109: Line 109:
 ====Directions:==== ====Directions:====
  
-Four diodes (1N914) can be arranged in a bridge configuration to provide a full-wave rectification from a single AC phase as shown in figure 4.  However, it can also be seen that only the AC input or the load can be referenced to the common node ( +2.5 V rail in this case ). +Four diodes (1N914) can be arranged in a bridge configuration to provide a full-wave rectification from an AC source such as a center-taped transformer winding. The center taped winding can be represented by the two AWG outputs centered around a common node if they are 180 degrees out of phase with the center tap being the +2.5 V common rail, shown in figure 4. The load resistors R<sub>L1</sub> and R<sub>L2</sub> (100 Ω each) are connected to the common node +2.5 V rail thus producing both positive and negative rectified outputs measured by inputs AIN and BIN with respect to the common node. However, it can also be noted that only the AC input or the load can be referenced to the common (+2.5 V rail in this case ). Note that if R<sub>L1</sub> and R<sub>L2</sub> are equal to each other then no net current will flow into or out of the +2.5 V common mode.
  
 {{ :university:courses:alm1k:circuits1:alm-lab-rectifier-f4.png?500 |}} {{ :university:courses:alm1k:circuits1:alm-lab-rectifier-f4.png?500 |}}
Line 117: Line 117:
 ====Hardware Setup:==== ====Hardware Setup:====
  
-The AWG CH-A waveform generator should be configured for a 100 Hz Sine wave with 0 volt Min value and 5 volt Max value.+The AWG CH-A waveform generator should be configured for a 100 Hz Sine wave with 0 volt Min value and 5 volt Max value. Check the B= Comp A check box as shown in figure 5 to set channel B to be the complement of channel A i.e. same p-p value but 180 degrees out of phase. Set the mode to be SVMI Split I/O to generate the sine waves on the CH A and CH B pins and measure the voltage waveforms at the bridge output on the AIN and BIN pins.
  
 +{{ :university:courses:alm1k:circuits1:alm-lab-rectifier-f5.png?250 |}}
 +
 +<WRAP centeralign>Figure 5, AWG channel settings</WRAP>
 +
 +Checking the Sync AWG box means you will not need to set a trigger input source or level.
 ====Procedure:==== ====Procedure:====
  
-Under the curves drop down menu select CA-V, CA-I to be displayed. Adjust the vertical range for the Channel A current to fit nicely on the grid. As we can see from figure 4, I<sub>CA</sub> flows through D<sub>2</sub> and D<sub>3</sub> (green arrows) in R<sub>L</sub> for the half cycle when CA-V is positive and flows through D<sub>1</sub> and D<sub>4</sub> (red arrows) in R<sub>L</sub> for the half cycle when CA-V is negative. The current in channel A changes direction (blue arrow) from sourcing current (+) in the positive half cycle to sinking current (-) in the negative half cycle. We see that the absolute value of I<sub>CA</sub> is the same as I<sub>RL</sub> (black arrow).+Under the Curves drop down menu select CA-V, CA-I and CB-V, CB-I to be displayed. Adjust the vertical range for the Channel A current to fit nicely on the grid. As we can see from figure 4, I<sub>CA</sub> flows through D<sub>2</sub> and D<sub>3</sub> (green arrows) in R<sub>L</sub> for the half cycle when CA-V is positive and flows through D<sub>1</sub> and D<sub>4</sub> (red arrows) in R<sub>L</sub> for the half cycle when CA-V is negative. The current in channel A changes direction (blue arrow) from sourcing current (+) in the positive half cycle to sinking current (-) in the negative half cycle. We see that the absolute value of I<sub>CA</sub> is the same as I<sub>RL</sub> (black arrow).
  
-To display the absolute value of the channel A current (in mA) enter the following Math Formula:+On the Math setup screen select CA-CB to display the differential voltage waveform across the load resistors at the output of the bridge. You should see traces like those shown in figure 6. Note that the AIN and BIN voltage traces are symmetric around the +2.5 V common node voltage.
  
-abs(IBuffA[t])*1000+{{ :university:courses:alm1k:circuits1:alm-lab-rectifier-f6.png?600 |}}
  
-Under Math select Formula to display the calculated waveform. Set the Math-Axis to I-A. This also in effect displays the voltage across R<sub>L</sub>. The voltage is the current (in A) times the 100 Ω value of R<sub>L</sub>. You can turn off the individual CA-I curve at this point.+<WRAP centeralign>Figure 6, Voltage and Current traces</WRAP>
  
 The disadvantage of this circuit is that now two diode drops are in series with the load and the peak value of the rectified output is less than the AC input by 1.5 Volts rather than the 0.75 V in the previous circuits. The disadvantage of this circuit is that now two diode drops are in series with the load and the peak value of the rectified output is less than the AC input by 1.5 Volts rather than the 0.75 V in the previous circuits.
 +
 +**Added activities**
 +
 +Try replacing the diodes with RED (D<sub>1</sub>, D<sub>4</sub>) and GREEN (D<sub>2</sub>, D<sub>3</sub>) LEDs to match the arrows in figure 4. Reduce the AWG frequency to 10 Hz or less to see when the current is flowing in each diode.
 +
 +Connect a 100 uF capacitor across the bridge output to filter the rectified voltages. Be sure to note the correct polarity of the electrolytic capacitor with respect to the positive and negative outputs of the bridge. How does this filter cap change the voltage and current waveforms?
  
 ====Questions:==== ====Questions:====
Line 137: Line 148:
 **Resources:** **Resources:**
  
-  * LTSpice files: [[ https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education_tools/tree/master/m1k/ltspice/diode_rectifiers_ltspice | diode_rectifiers_ltspice]] +  * LTSpice files: [[downgit>education_tools/tree/master/m1k/ltspice/diode_rectifiers_ltspice | diode_rectifiers_ltspice]] 
-  * Fritzing files: [[ https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education_tools/tree/master/m1k/fritzing/diode_rectifiers-bb | diode_rectifiers_bb]]+  * Fritzing files: [[downgit>education_tools/tree/master/m1k/fritzing/diode_rectifiers-bb | diode_rectifiers_bb]]
  
 **For Further Reading:** **For Further Reading:**
  
-[[https://en.wikipedia.org/wiki/Rectifier|Rectifiers]]\\ +[[wp>Rectifier|Rectifiers]]\\ 
-[[https://en.wikipedia.org/wiki/Diode_bridge|Bridge Rectifier]]+[[wp>Diode_bridge|Bridge Rectifier]]
  
-**Return to Lab Activity [[university:courses:alm1k:alm_circuits_lab_outline|Table of Contents]]**+**Return to [[university:labs:intro_ee|Introduction to Electrical Engineering]] Lab Activity Table of Contents**\\ 
 +**Return to [[university:courses:alm1k:alm_circuits_lab_outline|Circuits]] Lab Activity Table of Contents**
  
university/courses/alm1k/circuits1/alm-cir-diode-rectifier.1557484975.txt.gz · Last modified: 10 May 2019 12:42 by Antoniu Miclaus