The information here is preliminary.
Click here to return to the SigmaStudio Algorithm Resource Summary section.
Category | Algorithm | Executed Instructions | Program RAM | DATA Ram | Parameter RAM | Description | Processors | ||
---|---|---|---|---|---|---|---|---|---|
Analog Input Gain Control | AIGC Output | 2 | 2 | 0 | 0 | Route signals between the schematic design and the hardware AIGC Output. | ADAU176x | ||
DSP Driven | DSP Driven Output | 2 | 2 | 0 | 0 | Route signals between the schematic design and the hardware DSP Driven Output. | ADAU176x | ||
ASRC | Asrc Input | 2 | 2 | 1 | 0 | Route signals between the schematic design and the hardwares ASRCs (Asynchronous Sample Rate Converters). | ADAU144x | ||
ASRC | Asrc Input (Activate Additional Input channels) | 2 | 2 | 1 | 0 | Activate additional inputs on the block via the check boxes next to each input channel number. | ADAU144x | ||
ASRC | Asrc Output | 2 | 2 | 0 | 0 | Route signals between the schematic design and the hardwares ASRCs (Asynchronous Sample Rate Converters). | ADAU144x | ||
SPDIF | Spdif Input | 4 | 4 | 1 | 0 | Route signals between the schematic design and the hardwares's S/PDIF pins. | ADAU144x | ||
SPDIF | Spdif Input (Activate Additional Input channels) | 4 | 4 | 1 | 0 | Activate additional inputs on the block via the check boxes next to each input channel number. | ADAU144x | ||
SPDIF | Spdif Output | 2 | 2 | 0 | 0 | Route signals between the schematic design and the hardwares's S/PDIF pins. | ADAU144x | ||
GPIO | General Purpose Input | 2 | 2 | 1 | 0 | Allows signals from the hardware's GPIO input pins to be used in a schematic design. | ADAU144x, ADAU176x, ADAU1781 | ||
GPIO | Interface Read | 2 | 2 | 1 | 1 | Takes value from one of eight interface registers and makes it available in the schematic design. | ADAU144x, ADAU176x, ADAU1781 | ||
GPIO | Auxiliary ADC Input | 2 | 2 | 1 | 0 | Takes the digital signal from the auxiliary A/D (analog-to-digital converter) and makes it available in the design. | ADAU144x | ||
GPIO | General Purpose Output | 2 | 2 | 0 | 0 | Routes a signal to the hardware's GPIO output. | ADAU144x, ADAU176x, ADAU1781 | ||
GPIO | Interface Write | 2 | 2 | 0 | 1 | Sends signals from the schematic to an interface output register. | ADAU144x, ADAU176x, ADAU1781 | ||
Input | Input | 2 | 2 | 1 | 0 | Receives input from the hardware's input pins and makes it available in the schematic design. | ADAU144x, ADAU176x, ADAU1781 | ||
Input | Input (Activate Additional Input channels) | 2 | 2 | 1 | 0 | Activate additional inputs on the block via the check boxes next to each input channel number. | ADAU144x, ADAU176x, ADAU1781 | ||
Output | Output | 2 | 2 | 0 | 0 | Routes signals to the hardwares physical outputs. | ADAU144x, ADAU176x, ADAU1781 |