Wiki

This version (21 Jun 2012 17:39) was approved by William Jahn.

Buffer Gate

Click here to return to the Basic DSP page


The Buffer Gate is a logic block that takes any input and compares the value to 0. If the input signal is zero, the output will be zero. If the input is non-zero, the output will be a “1” in the bit position designated by the drop-down box. This is the opposite output result as the Zero Comparator block. This block is not an audio buffer; this block follows the gate logic of a buffer which acts as a double inversion.

Input Pins

NameFormat [int/dec] - [control/audio]Function Description
Pin 0: Inputany - anyThe input signal to compare to 0

Output Pins

NameFormat [int/dec] - [control/audio]Function Description
Pin 0: Outputint - controlThe output signal of 0 or 1 in the designated bit position

GUI Controls

GUI Control NameDefault ValueRangeFunction Description
Output Bit Designation28[28.0 Bit26]Sets bit position of the output “1” flag. 28.0 is the default values which represents 1LSB.

DSP Parameter Information

GUI Control NameCompiler NameFunction Description
Output Bit DesignationBufferAlg1output1Actual value written to DSP from the representation of the drop-down menu to select the bit position of the output “1” flag.

Algorithm Description

The following table shows what the data output value will be for given input values, based on the selection from the Drop Down Display.

Input Pin ValueDrop Down DisplayOutput Pin Value
0Any Selection0x00 0x00 0x00 0x00
Any non-zero Value280x00 0x00 0x00 0x01
Any non-zero ValueBit: 10x00 0x00 0x00 0x02
Any non-zero ValueBit: 20x00 0x00 0x00 0x04
Any non-zero ValueBit: 30x00 0x00 0x00 0x08
Any non-zero Value5.230x00 0x80 0x00 0x00
Any non-zero ValueBit: 240x01 0x00 0x00 0x00
Any non-zero ValueBit: 250x02 0x00 0x00 0x00
Any non-zero ValueBit: 260x04 0x00 0x00 0x00

Example

The following schematic image shows both the Buffer and the Zero Comparator for a non-zero and zero input. There results of the algorithm are captured in the DSP Readback cell.



Algorithm Details

Toolbox PathBasic DSP - Logic - Invert - Buffer
Cores SupportedADAU144x
ADAU176x
ADAU178x
ADAU170x
AD1940
“Grow Algorithm” Supportedyes - see Algorithm Growth Information
“Add Algorithm” Supportedyes - see Algorithm Addition Information
Subroutine/Loop Basedno
Program RAM4*
Data RAM1*
Parameter RAM1*

Algorithm Growth Information

DescriptionWhen the Buffer algorithm is grown, a new pair of input/output pins is added to the control. The algorithm behavior is the same, and the drop-down menu selection applies to all the input signal comparisons.
Program RAM Repetition4 per growth
Data RAM Repetition1 per growth
Parameter RAM Repetition0

Algorithm Addition Information

DescriptionWhen the Buffer algorithm is added, a new control is stacked vertically. The newly added drop-down menu selection applies to the newly added input/output pair.
Program RAM Repetition4 per add
Data RAM Repetition2 per add
Parameter RAM Repetition1 per add
resources/tools-software/sigmastudio/toolbox/basicdsp/buffergate.txt · Last modified: 21 Jun 2012 17:39 by William Jahn