Both sides previous revisionPrevious revisionNext revision | Previous revision |
resources:tools-software:linux-drivers:iio-adc:ad9208 [21 Jan 2022 16:35] – [Example devicetree SPI device initialization] Michael Hennerich | resources:tools-software:linux-drivers:iio-adc:ad9208 [21 Jan 2022 17:15] (current) – [Hardware configuration] Michael Hennerich |
---|
| |
/* JESD204 parameters */ | /* JESD204 parameters */ |
| |
adi,octets-per-frame = <1>; | adi,octets-per-frame = <1>; |
adi,frames-per-multiframe = <32>; | adi,frames-per-multiframe = <32>; |
spi-max-frequency = <1000000>; | spi-max-frequency = <1000000>; |
| |
clocks = <&axi_ad9680_jesd>, <&clk0_ad9523 13>, <&clk0_ad9523 5>; | clocks = <&clk0_ad9523 13>; |
clock-names = "jesd_adc_clk", "adc_clk", "adc_sysref"; | clock-names = "adc_clk"; |
| |
/* jesd204-fsm support */ | /* jesd204-fsm support */ |
/* JESD204 parameters */ | /* JESD204 parameters */ |
| |
adi,octets-per-frame = <1>; | adi,converters-per-device = <2>; /* JESD204 (M) */ |
adi,frames-per-multiframe = <32>; | adi,lanes-per-device = <4>; /* JESD204 (L) */ |
adi,converter-resolution = <14>; | adi,octets-per-frame = <1>; /* JESD204 (F) */ |
adi,bits-per-sample = <16>; | adi,frames-per-multiframe = <32>; /* JESD204 (K) */ |
adi,converters-per-device = <2>; | adi,converter-resolution = <14>; /* JESD204 (N) */ |
adi,control-bits-per-sample = <2>; | adi,bits-per-sample = <16>; /* JESD204 (N') */ |
adi,lanes-per-device = <4>; | adi,control-bits-per-sample = <2>; /* JESD204 (CS) */ |
adi,subclass = <1>; | adi,subclass = <1>; /* JESD204 (SUBCLASSV) */ |
| |
/* DDC setup */ | /* DDC setup */ |
</xterm> | </xterm> |
| |
| |
| **AD9680 using:** [[resources:tools-software:linux-drivers:jesd204:jesd204-fsm-framework|JESD204 (FSM) Interface Linux Kernel Framework]] |
| |
| <wrap info>This specifies the root console running on the target</wrap> |
| <xterm> |
| axi_adxcvr 44a50000.axi-adxcvr-rx: AXI-ADXCVR-RX (17.05.a) using QPLL on GTX2 at 0x44A50000. Number of lanes: 4. |
| axi-jesd204-rx 44aa0000.axi-jesd204-rx: AXI-JESD204-RX (1.07.a) at 0x44AA0000. Encoder 8b10b, width 4/4, lanes 4, jesd204-fsm. |
| ad9208 spi0.2: ad9680 PLL LOCKED |
| ad9208 spi0.2: ad9680 Rev. 2 Grade 10 (API 1.0.1) probed |
| cf_axi_adc 44a10000.axi-ad9680-hpc: ADI AIM (10.01.b) at 0x44A10000 mapped to 0x7d3c02c1, probed ADC AD9680 as MASTER |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition initialized -> probed |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition probed -> idle |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition idle -> device_init |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition device_init -> link_init |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_init -> link_supported |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_supported -> link_pre_setup |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_pre_setup -> clk_sync_stage1 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition clk_sync_stage1 -> clk_sync_stage2 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition clk_sync_stage2 -> clk_sync_stage3 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition clk_sync_stage3 -> link_setup |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_setup -> opt_setup_stage1 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition opt_setup_stage1 -> opt_setup_stage2 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition opt_setup_stage2 -> opt_setup_stage3 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition opt_setup_stage3 -> opt_setup_stage4 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition opt_setup_stage4 -> opt_setup_stage5 |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition opt_setup_stage5 -> clocks_enable |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition clocks_enable -> link_enable |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_enable -> link_running |
| jesd204: /axi/spi@e0006000/ad9680@2,jesd204:1,parent=spi0.2: JESD204[0] transition link_running -> opt_post_running_stage |
| </xterm> |
====== Driver testing ====== | ====== Driver testing ====== |
| |