This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:fpga:xilinx:pmod:adxl362 [30 Aug 2013 14:09] – Added ZedBoard Alexandru.Tofan | resources:fpga:xilinx:pmod:adxl362 [09 Jan 2021 00:57] (current) – user interwiki links Robin Getz | ||
---|---|---|---|
Line 7: | Line 7: | ||
**HW Platform(s): | **HW Platform(s): | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
* [[http:// | * [[http:// | ||
* [[http:// | * [[http:// | ||
Line 16: | Line 16: | ||
==== Required Hardware ==== | ==== Required Hardware ==== | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
* [[http:// | * [[http:// | ||
* [[http:// | * [[http:// | ||
Line 28: | Line 28: | ||
==== Running Demo (SDK) Program ==== | ==== Running Demo (SDK) Program ==== | ||
- | <WRAP center round tip 80%>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[http://www.xilinx.com/products/ | + | <WRAP center round tip 80%>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[xilinx>products/ |
If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http:// | If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http:// | ||
If you are not familiar with ZedBoard and/or Xilix tools, please visit\\ [[http:// | If you are not familiar with ZedBoard and/or Xilix tools, please visit\\ [[http:// | ||
Line 119: | Line 119: | ||
* UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard and ZedBoard or 9600 Baud Rate for the Digilent Nexys™3 Board. | * UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard and ZedBoard or 9600 Baud Rate for the Digilent Nexys™3 Board. | ||
\\ | \\ | ||
+ | </ | ||
+ | |||
+ | <WRAP round important 80%> | ||
+ | When using the ZedBoard reference design in order to develop your own software, please make sure that the following options are set in " | ||
+ | |||
+ | <code c> | ||
+ | // Select between PS7 or AXI Interface | ||
+ | #define USE_PS7 1 | ||
+ | // SPI used in the design | ||
+ | #define USE_SPI 1 | ||
+ | // I2C used in the design | ||
+ | #define USE_I2C 0 | ||
+ | // Timer (+interrupts) used in the design | ||
+ | #define USE_TIMER 0 | ||
+ | // External interrupts used in the design | ||
+ | #define USE_EXTERNAL | ||
+ | // GPIO used in the design | ||
+ | #define USE_GPIO | ||
+ | </ | ||
+ | |||
</ | </ | ||
Line 135: | Line 155: | ||
* [[https:// | * [[https:// | ||
* [[https:// | * [[https:// | ||
- | * [[https:// | + | * [[https:// |
* [[https:// | * [[https:// | ||
| |